1 |
Chiu-Wing Sham, Evangeline F. Y. Young and Jingwei Lu, "Congestion Prediction in Early Stages of Physical Design", ACM Transaction on Design Automation of Electronic Systems, Vol. 14, No. 1, Article 12, Jan. 2009.
|
2 |
Xiaojian Yang, Ryan Kastner, "Congestion Estimation During Top-Down Placement", International Symposium on Physical Design, Sonoma, CA, Apr. 2001.
|
3 |
M. Wang, X. Yang and M. Sarrafzadeh, "Congestion minimization during placement," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, pp. 1140-1148, Oct. 2000.
DOI
|
4 |
Jeffery A. Davis, James D. Meindl, Interconnect Technology and Design for Gigascale Integration, Kluwer Academic Publishers, 2003.
|
5 |
J. A. Davis, V. K. De, and J. D. Meindl, "A stochastic wire-length distribution for gigascale integration (GSI)-Part I: Derivation and validation," IEEE Trans. Electron Devices, Vol. 45, pp. 580-589, Mar. 1998.
DOI
|
6 |
Tianpei Zhang and Sachin S. Sapatnekar, "Optimized Pin Assignment for Lower Routing Congestion After Floorplanning Phase", SLIP'02, Apr. 6-7, 2002.
|
7 |
Jurjen Westra, Patrick Groeneveld, "Towards Integration of Quadratic Placement and Pin Assignment", Proceedings of the IEEE Computer Society Annual Symposium on VLSI New Frontiers in VLSI Design, 2005.
|
8 |
Bella Dubrov, Haggai Eran, Ari Freund, Edward F. Mark, Shyam Ramji, and Timothy A. Schell, "Pin Assignment Using Stochastic Local Search Constraint Programming", LNCS 5732, pp. 35-49, 2009.
|
9 |
J. Cong, A. B. Kahng, C.-K. Koh and C.-W. A. Tsao, "Bounded-Skew Clock and Steiner Routing", ACM Trans. on Design Automation of Electronic Systems, Vol. 4, No. 1, Jan. 1999.
|
10 |
A. P. Chandrakasan and R. W. Broderson, Low Power Digital CMOS Design. Norwood, MA: Kluwer, 1995.
|