Browse > Article
http://dx.doi.org/10.7471/ikeee.2011.15.2.129

A Spread Spectrum Clock Generator for SATA II with Rounded Hershey-Kiss Modulation Profile  

Moon, Yong-Hwan (School of Electronics Engineering, Inha University)
Lim, Wan-Sik (LG Display Co. Ltd.)
Kim, Tae-Ho (School of Electronics Engineering, Inha University)
Kang, Jin-Ku (School of Electronics Engineering, Inha University)
Publication Information
Journal of IKEEE / v.15, no.2, 2011 , pp. 129-133 More about this Journal
Abstract
A spread spectrum clock generation is an efficient way to reduce electro-magnetic interference (EMI) radiation in modern mixed signal chip systems. The proposed circuit generates the spread spectrum clock by directly injecting the modulation voltage into the voltage-controlled oscillator (VCO) current source for SATA II. The resulting 33KHz modulation profile has a Hersey-Kiss shape with a rounded peak. The chip has been fabricated using $0.18{\mu}m$ CMOS process and test results show that the proposed circuit achieves 0.509% (5090ppm) down spreading at 1.5GHz and peak power reduction of 10dB. The active chip area is 0.36mm ${\times}$ 0.49mm and the chip consumes 30mW power at 1.5GHz.
Keywords
phase-locked loop (PLL); spread-spectrum clock generator (SSCG); modulation; EMI; serial-ATA (SATA);
Citations & Related Records
연도 인용수 순위
  • Reference
1 Hsiang Hui Chang, "A Spread Spectrum Clock Generator With Triangular Modulation," IEEE JSSC, vol. 38, no. 4, pp. 673-676, Apr. 2003.
2 M. Aoyama et al., "3 Gb/s, 5000ppm Spread Spectrum SerDes PHY with Frequency Tracking Phase Interpolator for Serial ATA," IEEE Symp. VLSI Circuits, pp. 107-110, Jun. 2003.
3 Deok-Soo Kim, Deog-Kyoon Jeong, "A Spread Spectrum Clock Generation PLL with Dual tone Modulation Profile," IEEE Symp. VLSI Circuits, pp. 96-99, Jun. 2005.
4 Masaru Kokubo et al., "Spread-Spectrum Clock Generator for Serial ATA using Fractional PLL Controlled by $\Delta\Sigma$ Modulator with Level Shifter", IEEE ISSCC, vol. 1, pp. 162-163, Feb. 2005.
5 Hyung-Rok Lee, et al., "A Low-Jitter 5000ppm Spread Spectrum Clock Generator for Multi-channel SATA Transceiver in 0.18$\mu$m CMOS," IEEE ISSCC, vol. 1, pp. 160-161, Feb. 2005.
6 Chao-Chyun Chen, et. al., "A Spread Spectrum Clock Generator Using a Capacitor Multiplication Technique," Emerging Information Technology Conference, Aug. 2005.
7 Ching-Yuan Yang, et al., "A 3.2GHz Down- Spread Spectrum Clock Generator using a Nested Fractional Topology," IEICE Trans. Fundamentals, vol. E91-A, no. 2, pp. 497-503, Feb. 2008.   DOI   ScienceOn
8 Quadeer A. Khan, et al., "A Single Supply Level Shifter for Multi Voltage System," VLSI Design, Jan. 2006.
9 Wei-Ta chen, Jen-Chien Hsu, "A Spread Spectrum Clock Generator for SATA-II," IEEE ISCAS, vol. 3, pp. 2643-2646, May 2005.