A 2.7Gbps & 1.62Gbps Dual-Mode Clock and Data Recovery for DisplayPort in CMOS |
Lee, Seung-Won
(Samsung Electronics co.)
Kim, Tae-Ho (School of Electronics Engineering, Inha University) Lee, Suk-Won (Samsung Electronics co.) Kang, Jin-Ku (School of Electronics Engineering, Inha University) |
1 | Chorng-Sii Hwang, et al., "Dual-Band CDR using a Half-Rate Linear Phase Detector," IEEE International of SOC Conference, pp.51-54, September 2009. |
2 | J. Savoj, B. Razavi, "A 10-Gb/s CMOS Clock and Data Recovery Circuit with a half-Rate Binary Phase/Frequency Detector," IEEE Journal of Solid-State Circuits, vol.38, no.1, pp. 13-21, January 2003. DOI ScienceOn |
3 | B. Razavi, Design of Analog CMOS Integrated Circuits, New York, McGraw-Hill, pp.482-531, 2001. |
4 | L. Henrickson, et al., "Low-Power Fully Integrated 10-Gb/s SONET/SDH Transceiver in 0.13- CMOS," IEEE Journal of Solid-State Circuits, vol.38, no.10, pp.1595-1601, October 2003. DOI ScienceOn |
5 | VESA, DisplayPort Standard, Version 1, Revision 1a, January 2007. |