1 |
H. Sun, K. Sobue, K. Hamashita and U. -K. Moon, "A power efficient PLL with in-loop-bandwidth spread-spectrum modulation scheme using a charge-based discrete-time loop filter," IEEE International Symposium on Circuits and Systems, pp. 2755-2758, 2016.
|
2 |
S. Yang et al., "A 600-㎛2 Ring-VCO-Based Hybrid PLL Using a 30-μW Charge-Sharing Integrator in 28-nm CMOS," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 9, pp. 3108-3112, 2021.
DOI
|
3 |
M. Mercandelli et al., "A 12.5-GHz Fractional-N Type-I Sampling PLL Achieving 58-fs Integrated Jitter," IEEE Journal of Solid-State Circuits, vol. 57, no. 2, pp. 505-517, 2022.
DOI
|
4 |
J. Wilson, A. Nelson and B. Farhang-Boroujeny, "Parameter Derivation of Type-2 Discrete-Time Phase-Locked Loops Containing Feedback Delays," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, no. 12, pp. 886-890, 2009.
DOI
|
5 |
Z. Zhang, G. Zhu and C. P. Yue, "A 0.25-0.4V, Sub-0.11mW/GHz, 0.15-1.6GHz PLL Using an Offset Dual-Path Loop Architecture with Dynamic Charge Pumps," Symposium on VLSI Circuits, pp. C158-C159, 2019.
|
6 |
B. Zhang, P. E. Allen and J. M. Huard, "A fast switching PLL frequency synthesizer with an on-chip passive discrete-time loop filter in 0.25-㎛ CMOS," IEEE Journal of Solid-State Circuits, vol. 38, no. 6, pp. 855-865, 2003.
DOI
|
7 |
K. J. Wang and I. Galton, "A Discrete-Time Model for the Design of Type-II PLLs With Passive Sampled Loop Filters," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 58, no. 2, pp. 264-275, 2011.
DOI
|