Design of MTP memory IP using vertical PIP capacitor |
Kim, Young-Hee
(Department of Electronic Engineering, Changwon National University)
Cha, Jae-Han (SK hynix system ic INC.) Jin, Hongzhou (Department of Electronic Engineering, Changwon National University) Lee, Do-Gyu (Department of Electronic Engineering, Changwon National University) Ha, Pan-Bong (Department of Electronic Engineering, Changwon National University) Park, Mu-Hun (Department of Electronic Engineering, Changwon National University) |
1 | F. Xu, X. Q. He, L. Zhang, "Key Design Techniques of A 40ns 16K Bits Embedded EEPROM Memory", 2004 International Conference on Communications, Circuits and Systems, vol. 2, pp. 1516-1520, June 2004. |
2 | A. Conte, G. L. Gudiceo, G. Palumbo, A. Signorello, "A High-Performance Very Low-Voltage Current Sense Amplifier for Nonvolatile Memory", IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 507-514, Feb. 2005. DOI |
3 | H. Hidaka, "Embedded Flash Memory for Embedded Systems: Technology, Deign for Sub-systems, and Innovations," Springer International Publishing, 2017. |
4 | M. Hatanaka et al., "Value Creation in SOC/MCU Applications by Embedded Non-Volatile Memory Evolutions," Asian Solid State Circuits Conference, pp. 38-42, Nov. 2007. |
5 | G. S. Cho, et al., "Design of a Small-Area Low-Power, and High-Speed 128-KBit EEPROM IP for Touch Screen Controllers," Journal of KIIC, vol. 13, no. 12, pp. 2633-2640, Dec. 2009. |
6 | Heon Park et al., "Design of a Cell Verification Module for Large-Density EEPROMs," JKIIECT, vol. 10, no. 2, pp. 176-183, Oct. 2017. |
7 | Y. H. Kim et al., "Design of an Embedded Flash IP for USB Type-C Applications," JKIIECT, vol. 12, no. 3, pp. 312-320, June 2019. |
8 | Y. H. Kim et al., "Design of 40ns 512Kb EEPROM IP," Proceedings of the 4th ICIECT 2018, pp. 245-246, July 2018. |
9 | Y. K Ha et al., "Design of Zero-Layer FTP Memory IP," JKIIEC , vol. 11, no. 6, pp. 742-750, Dec. 2018. |
10 | Chih-Ping, Chung and Kuei-Shu Chang-Liao. "A highly scalable single poly-silicon embedded electrically erasable programmable read only memory with tungsten control gate by full CMOS process." IEEE Electron Device Letters, vol. 36, no. 4, pp. 336-338, Feb. 2015. DOI |
11 | Y. Roizin et al., "High density MTP logic NVM for power management applications," IEEE International memory workshop, pp. 1-2, June 2009. |
12 | J. S. Hu et al., "A DC-DC Converter IP Design using a Multi-Phase Charge Pumping Scheme," ITC-CSCC, pp. 539-542, 2004. |
13 | P, Favrat, "A High-Efficiency CMOS Voltage Doubler", IEEE JSSC, vol. 33, no. 3, pp. 410-416, Mar. 1998. |
14 | G. H. Lim et. al., "Charge pump design for TFT-LCD driver IC using stack-MIM capacitor," IEICE Trans on Electronics, vol. E91-C, no. 6, pp. 928-935, June 2008. DOI |
15 | Y. H. Kim et al.,"Study on Memory Circuit Structure Analysis," ETRI Report, Oct. 2017. |