1 |
S. He and M. Torkelson, "Designing pipeline FFT processor for OFDM (de) modulation", URSI Int Symp Signals Syst Electron., pp. 257-262, 1998.
|
2 |
"Wireless LAN Medium Access Control and Physical Layer Specifications", in Proc. IEEE Advanced Communication Technology, Part 15.3, pp. 804-808, Feb, 2012.
|
3 |
"Wireless MAC and PHY Specifications for High Rate WPANs", IEEE Std 802.15.3-2003, Local and metropolitan area networks Part 15.3.
|
4 |
T. S. Cho and H. H. Lee, "A high-speed low-complexity modified radix-2^5 FFT processor for high rate WPAN applications", IEEE Trans. VLSI Syst, vol. 21, no. 1, pp. 187-191, Feb, 2013.
DOI
|
5 |
S. J. Huang, S. G. Chen, "A high-throughput radix-16 FFT processor with parallel and normal input/output ordering for IEEE 802.15. 3c systems", IEEE Tran. Circuits Sys. I, vol. 59, pp. 1752-1765, 2012.
DOI
|
6 |
C. Yu, M. H. Yen and P. A. Hsiung, "A low-power 64-point pipeline FFT/IFFT processor for OFDM applications", IEEE Trans Consum. Electron. vol. 57, pp. 40-45, 2011.
DOI
|
7 |
G. K. Ganjikunta and S. K. Sahoo, "An area-efficient and low-power 64-point pipeline Fast Fourier Transform for OFDM applications", Integration, the VLSI Journal, vol. 57, pp. 125-131, 2017.
DOI
|
8 |
I. G. Jang, J. K. Cho, Y. E. Kim and J. G. Chung, "Memory size reduction technique of SDF IFFT architecture for OFDM-based applications", IEICE Trans. Commun., vol. 95-B, pp. 2059-2064, 2012.
|
9 |
J. Yu and K. J. Cho, "An area-efficient 256-point design for WiMAX system", JKIIECT, vol. 11. no. 3, pp. 270-276, 2018.
|
10 |
C. Yang, C. Wei, Y. Xie, H. Chen and C. Ma, "Area-efficient mixed-radix variable-length FFT processor", IEICE Electron. Expr., vol. 14, no. 10, pp. 1-10, 2017.
|
11 |
J. Yu and K. J. Cho, "A low-area and low-power 512-point pipelined FFT design using raidx-24-23 for OFDM applications", JKIIECT, vol. 11. no. 5, pp. 475-480, 2018.
|