Browse > Article
http://dx.doi.org/10.17661/jkiiect.2019.12.3.186

A Study on Implementation of the High Speed Feature Extraction System Based on Block Type Classification  

Lee, Juseong (School of Electrical Engineering, Korea University)
An, Ho-Myoung (Department of Electronics, Osan University)
Publication Information
The Journal of Korea Institute of Information, Electronics, and Communication Technology / v.12, no.3, 2019 , pp. 186-191 More about this Journal
Abstract
In this paper, we propose a implementation approach of the high-speed feature extraction algorithm. The proposed method is based on the block type classification algorithm which reduces the computation time when target macro block is divided to smooth block type that has no image features. It is quantitatively identified that occurs at 29.5% of the total image using 200 standard test images with $64{\times}64$ macro block size. This means that within a standard test image containing various image information, 29.5% can reduce the complexity of the operation. When the proposed approach is applied to the Canny edge detection, the required latency of the edge detection can be completely eliminated, such as 2D derivative filter, gradient magnitude/direction computation, non-maximal suppression, adaptive threshold calculation, hysteresis thresholding. Also, it is expected that operation time of the feature detection can be reduced by applying block type classification algorithm to various feature extraction algorithms in this way.
Keywords
Block type classification; Canny edge detection; feature detection; high performance signal processing; low-power image processing;
Citations & Related Records
Times Cited By KSCI : 3  (Citation Analysis)
연도 인용수 순위
1 W. Kim, J. Lee, H. An, and B. Kim, "Image Filter Optimization Method based on common sub-expression elimination for Low Power Image Feature Extraction Hardware Design," Journal of Korea institute of information, electronics, and communication technology (KIIECT), vol. 10, no. 2, pp. 192-197, Apr. 2017.   DOI
2 W. Kim, J. Lee, and H. An, "Low Complexity Gradient Magnitude Calculator Hardware Architecture Using Characteristic Analysis of Projection Vector and Hardware Resource Sharing," Journal of Korea institute of information, electronics, and communication technology (KIIECT), vol. 9, no. 4, pp. 414-418, Aug. 2016.   DOI
3 W. Kim, J. Lee, H. An, and J. Kim, "High-Performance and Low-Complexity Image Pre-Processing Method Based on Gradient-Vector Characteristics and Hardware-Block Sharing," Trans. Electr. Electron. Mater, (TEEM), vol. 18, no. 6, pp. 320-322, Dec. 2017.   DOI
4 W. Kim, J. Lee, and H. An, "Gradient Magnitude Hardware Architecture based on Hardware Folding Design Method for Low Power Image Feature Extraction Hardware Design," Journal of Korea institute of information, electronics, and communication technology (KIIECT), vol. 10, no. 2, pp. 141-146, Apr. 2017.   DOI
5 J. Canny, "A Computational Approach to Edge Detection," in IEEE Transactions on Pattern Analysis and Machine Intelligence , vol. PAMI-8, no. 6, Nov. 1986.
6 M. Nixon and A. Aguado, "Low-level feature extraction," in Feature Eextraction & Image Processing for Computer Vision, 3rd ed., Academic Press, Sep. 2012.
7 N. Otsu, "A threshold selection method from gray-level histograms," IEEE Trans. Syst., Man. Cybern., vol. 9, no. 1, pp. 62-66, Jan. 1979.   DOI
8 Q. Xu, S. Varadarajan, C. Chakrabarti, and L. J. Karam, "A Distributed Canny Edge Detector: Algorithm and FPGA Implementation," IEEE Trans. on Image Processing, vol. 23, no. 7, pp. 2944-2960, Jul. 2014.   DOI
9 J. K. Su and R. M. Mersereau, "Post-processing for artifact reduction in JPEG-compressed images," in Proc. IEEE ICASSP, vol. 3, pp. 2363-2366, May. 1995.
10 P. Arbelaez, C. Fowlkes, and D. Martin, (2015). The Berkeley Segmentation Dataset and Benchm ark [Online]. Available: http://www.eecs.berkeley.edu/Research/Projects/CS/vision/bsds/