Design of a 64b Multi-Time Programmable Memory IP for PMICs |
Cui, Dayong
(Department of Electronic Engineering, Changwon National University)
Jin, Rijin (Department of Electronic Engineering, Changwon National University) Ha, Pang-Bong (Department of Electronic Engineering, Changwon National University) Kim, Young-Hee (Department of Electronic Engineering, Changwon National University) |
1 | Hwang-Soo Chun, "Market Outlook and Domestic and Global Development Trend for Power Semiconductor," IITA Weekly Technology Trends, June 2009. |
2 | Yining Yu et al., "Design of 256 bit Single-Poly MTP Memory Based on BCD Process," J. Cent. South Univ. Technol., vol. 19, no. 12, pp. 3460-3467, Dec. 2012. DOI |
3 | Yining Yu et al., "Design of 256 bit Single-Poly MTP Memory Based on BCD Process," J. Cent. South Univ. Technol., vol. 19, no. 12, pp. 3460-3467, Dec. 2012. DOI |
4 | F. Torricelli et al., "Half-MOS Based Single-Poly EEPROM Cell with Program and Erase Bit Granularity," IEEE Electron Device Letters, vol. 34, no. 12, Dec. 2013. |
5 | Roizin, Yakov, et al., "High Density MTP Logic NVM for Power Management Applications," IEEE International Memory Workshop 2009, pp. 1-2, 2009. |
6 | Yoon-Kyu Kim et al.," Design of Multi-Time- Programmable Memory for PMICs," ETRI Journal, pp. 1188-1198, Dec. 2015. |