Browse > Article

WWCLOCK: Page Replacement Algorithm Considering Asymmetric I/O Cost of Flash Memory  

Park, Jun-Seok (서울대학교 컴퓨터공학부)
Lee, Eun-Ji (서울대학교 컴퓨터공학부)
Seo, Hyun-Min (서울대학교 컴퓨터공학부)
Koh, Kern (서울대학교 컴퓨터공학부)
Publication Information
Journal of KIISE:Computing Practices and Letters / v.15, no.12, 2009 , pp. 913-917 More about this Journal
Abstract
Flash memories have asymmetric I/O costs for read and write in terms of latency and energy consumption. However, the ratio of these costs is dependent on the type of storage. Moreover, it is becoming more common to use two flash memories on a system as an internal memory and an external memory card. For this reason, buffer cache replacement algorithms should consider I/O costs of device as well as possibility of reference. This paper presents WWCLOCK(Write-Weighted CLOCK) algorithm which directly uses I/O costs of devices along with recency and frequency of cache blocks to selecting a victim to evict from the buffer cache. WWCLOCK can be used for wide range of storage devices with different I/O cost and for systems that are using two or more memory devices at the same time. In addition to this, it has low time and space complexity comparable to CLOCK algorithm. Trace-driven simulations show that the proposed algorithm reduces the total I/O time compared with LRU by 36.2% on average.
Keywords
Buffer Cache Replacement Algorithm; Cost-aware; Heterogeneous storage;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Y.-J. Kim and J. Kim, "Device-aware cache re-placement algorithm for heterogeneous mobile sto-rage devices," Proceedings of the 3rd International Conference on Embedded Software and Systems (ICESS), pp.13-24, 2007   DOI   ScienceOn
2 S. Jiang, X. Zhang, "LIRS: An efficient low inter-reference recency set replacement policy to improve buffer cache performance," Proceedings of the ACM SIGMETRICS conference, 2002   DOI
3 S.-Y. Park, D. Jung, J.-U. Kang, J.-S. Kim, J. Lee, "CFLRU: a replacement algorithm for flash memory," Proceedings of the international confer-ence on Compilers, Architecture and Synthesis for Embedded Systems (CASES), pp.234-241, 2006   DOI
4 H. Jung, H. Shim, S. Park, S. Kang, and Jaehyuk Cha, "LRU-WSR: Integration of LRU and Writes Sequence Recordering for Flash Memory," IEEE Transactions on Consumer Electronics, vol.54, issue 3, pp.1215-1223, 2008   DOI   ScienceOn
5 B. C. Forney, A. C. Arpaci-Dusseau, R. H. Arpaci-Dusseau, “Storage-Aware Caching: Revisiting Cach-ing for Heterogeneous Storage Systems,” Procee-dings of the 1st USENIX Conference on File and Storage (FAST), 2002
6 L.-P. Chang, 'Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs,' Proceedings of the 2008 conference on Asia and South PacifIc design automation, pp.428-433, 2008
7 D. Lee, J. Choi, J. H. Kim, S. H. Noh, S. L. Mm, Y. Cho, C. S. Kim, “LRFU: A Spectrum of Policies that Subsumes the Least Recently Used and Least Frequently Used Policies,” IEEE Trans-actions on Computers, vol.50, issue 12, 2001   DOI   ScienceOn