Browse > Article

An Efficient Cache Coherence Protocol for Multi-Core Processors with Ring Interconnects  

Park, Jin-Young (고려대학교 전자전기공학과)
Choi, Lynn (고려대학교 전자전기공학과)
Publication Information
Journal of KIISE:Computing Practices and Letters / v.14, no.8, 2008 , pp. 768-772 More about this Journal
Abstract
Today's microprocessor normally includes several processing cores to reduce the energy consumption without losing performance. In this paper, data transfer ordering mechanism can be efficiently used for cache coherence solution in unidirectional ring interconnect. RING-DATA ORDER combines the simplicity of GREEDY-ORDER and the performance of RING-ORDER. RING-DATA ORDER can be easily applicable to multicore processor with unidirectional ring interconnect.
Keywords
ring; cache; coherence; multicore; ring-data order;
Citations & Related Records
연도 인용수 순위
  • Reference
1 C. N. Keltcher, K. J. McGrath, A. Ahmed, and P. Conway. The AMD Opteron Processor for Multiprocessor Servers. IEEE Micro, 23(2):66-76, March- April 2003
2 L. A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 282-293, June 2000
3 Jeffery A. Brown, Proximity-Aware Directory- based Coherence for Multi-core Processor Architectures, Symposium on Parallelism in Algorithms and Architecture (SPAA), 2007
4 Michael R. Marty and Mark D. Hill, Coherence Ordering for Ring-based Chip Multiprocessors, International Symposium on Microarchitecture, 2006
5 L. A. Barroso and M. Dubois. Cache Coherence on a Slotted Ring. In Proceedings of the International Conference on Parallel Processing, pages 230-237, Aug. 1991
6 S. W. Chung, S. T. Jhang, and C. S. Jhon. PANDA: ring-based multiprocessor system using new snooping protocol. In International Conference on Parallel and Distributed Systems, pages 10-17, 1998
7 B. Sinharoy, R. Kalla, J. Tendler, R. Eickemeyer, and J. Joyner. Power5 System Microarchitecture. IBM Journal of Research and Development, 49(4), 2005
8 K. Gharachorloo, M. Sharma, S. Steely, and S. V. Doren. Architecture and Design of AlphaServer GS320. In Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 13-24, Nov. 2000
9 S. Kunkel. IBM Future Processor Performance, Server Group. Personal Communication, 2006
10 ARM. ARM11 MPCore Processor Technical Reference Manual (r1p0), page 1-3, page 7-2, 2008
11 D. Gustavson. The Scalable Coherent Interface and related standards projects. IEEE Micro, 12(1): 10-22, Feb. 1992
12 Milo M.K. Martin, Token Coherence, PhD Thesis, University of Wisconsin-Madison, 2003