Browse > Article

Design and Verification of Dynamically Reconfigurable DES  

안민희 (시스베리 부설연구소)
양세양 (부산대학교 컴퓨터공학과)
윤재근 (시스베리 부설연구소)
Publication Information
Journal of KIISE:Computing Practices and Letters / v.9, no.5, 2003 , pp. 560-566 More about this Journal
Abstract
Recently, many researches on RC(Reconfigurable Computing) with highly complex FPGA's and reconfigurable processors have been reported, and even some attempts for commercialization have been successful. In this paper, we introduce the design methodology for implementing DES crypto algorithm on small-capacity FPGA by using its dynamic reconfigurability and a system-level verification technique. Throughout this design project, we could evaluate the effectiveness of this approach, which is the dynamic reconfigurability of FPGAs makes the efficient trade-off between the performance and the cost robustly viable.
Keywords
System design; FPGA;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Altera, 'ARM-Based Embedded Processor Device Overview,' Datasheet document part number ADS-EXCARM-01.1, February 2001
2 Altera, 'Nios Soft Core Embedded Processor,' Datasheet document part number M-DSEXCNIOS-01, June 2000
3 Man Young Rhee, Cryptography and Secure Communications, McGraw-Hill Series on Computer Communications, 1994
4 지용의, 프로텍트의 모든 것, 정보문화사, 1993
5 SPIE Int. Symp. 'Reconfigurable Processors for Handhelds and Wearables: Application Analysis,' on Convergence of IT and Communications (ITCom'01), Denver, CO, USA, August 19-24, 2001   DOI
6 Xilinx. 'Virtex-II 1.5V Filed-Programmable Gate Arrays,' Datasheet document part number DS03 1-1(v1.7), October 2, 2001
7 M.J. Wirthlin and B.L. Hutchings 'A Dynamic Instruction Set Computer,' IEEE Symposium on FPGAs For Custom Computing Machines, pages 99-107, 1995   DOI
8 P.C. French and R.W. Taylor 'A Self-Reconfiguring Processor,' IEEE Symposium on FPGAs For Custom Computing Machines, pages 50-59, 1993
9 J.R. Hauser and J. Wawrzynek, 'GARP: A MIPS Processor with a Reconfigurable Coprocessor,' in Proc. IEEE Symp, on FPGAs for Custom Computing Machines, Napa Valley, California, 1997, pp. 12-21   DOI