Browse > Article

The Generation of Transaction Monitor Modules from a Transaction-Oriented Interface Protocol Description  

윤창렬 (충남대학교 컴퓨터공학과)
장경선 (충남대학교 정보통신공학부)
조한진 (한국전자통신연구원)
Publication Information
Journal of KIISE:Computing Practices and Letters / v.8, no.6, 2002 , pp. 756-764 More about this Journal
Abstract
The verification portion of SoC design consumes about 70% of total design effort. To reduce the verification effort and time, it is necessary and desirable to raise the level of SoC design verifications level from the signal or cycle level to the transaction. This paper describes a generation method of transaction monitor modules that monitor interface signals, logging the transaction executions, and report transaction errors. The input of the generation method is a transaction-oriented interface protocol description.
Keywords
interface protocol monitoring; IP reuse;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. Bergeron, 'Writing Testbenches,' Kluwer Academic Publishers, 2000
2 J. Smith and G. De Micheli, 'Automated composition of hardware components,' Proc. Of DAC 98, 1998.   DOI
3 A. Gerstlauer, S. Zhao, D. D. Gajski, 'VHDL+/SpecC Comparisons : A Case Study,' Technical Report ICS-98-23, May 19, 1998, Dept. of Information and Computer Science, Univ. of California, Irvine
4 D.S. Brahme, et. al, 'Transaction-Based Verification Methodology,' Cadence Berkeley Labs, Technical Report #CDNL-TR-2000-0825, Aug. 2000
5 J.A. Rowson, A. L. Sangiovanni-Vincentelli, 'Interface-Based Design,' Proc. Of DAC'97, June 1997, pp.178-183   DOI
6 'VHDL+ LRM extentions to VHDL for System Specification,' Internaltional Computers Limited, Mar. 1999
7 F.S. Eory, 'A Core-Based System-to-Silicon Design Methodology,' IEEE Design & Test of Computers, Vol. 14, No. 4, October/December 1997, pp.36-41   DOI   ScienceOn
8 D. D. Gajski, et. al 'SpecC: Specification Language and Methodology,' Kluwer Academic Publishers, Mar. 2000
9 'System-on-Chip specification and modeling using C++: challenges and opportunities,' Roundtable of IEEE Design & Test of Computers, Vol.18, No. 3, May-June 2001, pp.115-123   DOI   ScienceOn
10 G. Borriello, and R.H. Katz, 'Synthesis and optimization of interface transducer logic,' Proc. ICCAD '87, pp.274-277
11 S. Narayan and D. D. Gajski, 'Interfacing incompatible protocols using interface process generation,' in Proc. of DAC, 1995, pp.468-473   DOI
12 J. Madsen and B. Hald, 'An approach to interface synthesis,' in Proc. of ISSS, 1995, pp.16-21   DOI
13 R. Passerone, J. A. Rowson, A. Sangiovanni-Vincentelli, 'Automatic synthesis of interfaces between incompatible protocols,' in Proc. of DAC '98, 1998 pp.8-13   DOI
14 'Funtional Specification for System C 2.0,' version 2.0-M, Jan. 2001, available on the web site www.systemc.org
15 R. Passerone, 'Automatic synthesis of interfaces between incompatible protocols,' M.S. Thesis, University of California at Berkeley, 1997
16 J. A. Brzozowski, 'Derivatives of regular expressions,' Journal of the Association for Computing Machinery, vol. 11, pp. 481-494, Oct. 1964   DOI