1 |
Tae Z. Shin, Jun Lee and Myung K. Yang, 'Evaluation of a Fat-tree Network with Buffered Switches,' IEEE Conf. PACRIM'03, pp.205- 208, Aug. 2003
|
2 |
Tae Z. Shin and Myung K. Tang, 'Performance Evaluation of a Switch Router with Output - Buffer,' KISS Trans. Vol.32, No.2, pp.244-253, Apr, 2005
과학기술학회마을
|
3 |
Mahmoud Saleh and Mohammed Atiquzzaman, 'Analysis of Shared Buffer Multistage Networks with Hot Spot,' IEEE First International Conference on Algorithms and Architectures for Parallel Processing, 1995. ICAPP 95
DOI
|
4 |
Chuan-Lin Wu and Tse-Yun Feng, 'On a class of Multistage Interconnection Networks,' IEEE Trans. on Computers, Vol.C-29, No.8, pp.108-116, Aug. 1980
DOI
ScienceOn
|
5 |
Myung K Yang and Tae Z Shin, 'Performance Evaluation of the Buffered MIN with Switches,' KISS Conf. on Parallel Processing, pp.244-246, Nov. 2000
|
6 |
G.F. Pfister and V.A. Norton, 'Hot spot contention and combining in multistage interconnection networks,' IEEE Trans. on Computers, Vol.C34, No.10, pp.943-948, October 1985
|
7 |
C. P. Krusal and M. Snir, 'The Performance of Multistage Interconnection Networks for Multiprocessors,' IEEE Trans. on Computers, Vol.C-32, No.12. pp.1091-1098, Dec. 1983
DOI
ScienceOn
|
8 |
H. Yoon, K. T. Lee, and M. T. Liu, 'Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems,' IEEE Trans. on Computers, Vol.C-39, No.3, pp.319-327, Mar. 1990
DOI
ScienceOn
|
9 |
Y. Mun and H. Y. Youn, 'Performance Analysis of Finite Buffered Multistage Interconnection Networks,' IEEE Trans, on Computers, Vol.43, No.2, pp.153-162, Feb. 1994
DOI
ScienceOn
|
10 |
Chita R. Das and Prasant Mohapatra, 'Performance Analysis of Finite-Buffered Asynchronous Multistage Interconnection Networks,' IEEE Trans. on Parallel and Distributed systems, Vol.7, No.1, pp. 18-25, Jun 1996
DOI
ScienceOn
|
11 |
S. H. Byun, D. K. Sung, 'The UniMIN Swithch Architecture for Large-Scale ATM Switches,' IEEE Trans. on Networking, Vol.8, No.1, pp.109-120, Feb. 2000
DOI
ScienceOn
|
12 |
G. F. Pfister, W. C. Brantley, et al., 'The IBM Research Parallel processor Prototype(RP3): Introduction and Architecture,' Proc. Intl. Conf.om Parallel Processing, pp.764-771, Aug. 1985
|
13 |
D. M. Dias and J. R. Jump, 'Analysis and Simulation of Buffered Delta Networks,' IEEE Trans. on Computers, Vol.C-30, No.4. pp.273-282, Apr. 1981
DOI
ScienceOn
|
14 |
Y. C. Jenq, 'Performance Analysis of a Packet Switch Based on Single Buffered Banyan Network,' IEEE J. Select. Areas Comm., Vol. SAC-3, No.6, pp.1014-1021, Dec. 1983
DOI
|