Browse > Article

Performance Evaluation of a Switch Router with Output-Buffer  

Shin Tae-zi (울산대학교 전기전자자동화공학부)
Yang Myung-kook (울산대학교 전기전자자동화공학부)
Publication Information
Journal of KIISE:Information Networking / v.32, no.2, 2005 , pp. 244-253 More about this Journal
Abstract
In this paper, a performance evaluation model of the switch router with the multiple-buffered crossbar switches is proposed and examined. Buffered switch technique is well known to solve the data collision problem of the crossbar switch. The proposed evaluation model is developed by investigating the transfer patterns of data packets in a switch with output-buffers. The performance of the multiple-buffered crossbar switch is analyzed. Steady state probability concept is used to simplify the analyzing processes. Two important parameters of the network performance, throughput and delay, are then evaluated. To validate the proposed analysis model, the simulation is carried out on a network that uses the multiple buffered crossbar switches. Less than $2\%$ differences between analysis and simulation results are observed. It is also shown that the network performance is significantly improved when the small number of buffer spaces is given. However, the throughput elevation is getting reduced and network delay becomes increasing as more buffer spaces are added in a switch.
Keywords
Switch Router; Buffer; Throughput; Delay; Analysis; Simulation;
Citations & Related Records
Times Cited By KSCI : 3  (Citation Analysis)
연도 인용수 순위
1 H. Yoon, K. Y. Lee, and M. T. Liu, 'Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems,' IEEE Trans. on Computers, Vol. C-39, No.3. pp. 319-327, Mar. 1990   DOI   ScienceOn
2 F. Tobagi, 'Fast Packet Switch Architectures for Broadband Integrated Networks,' Proc. of the IEEE, Vol. 78, No.1, pp. 133-167, Jan 1990   DOI   ScienceOn
3 D. M. Dias and J. R. Jump, 'Analysis and Simulation of Buffered Delta Networks,' IEEE Trans. on Computers, Vol. C-30, No.4. pp. 273-282, Apr. 1981   DOI
4 Y. C. Jenq, 'Performance Analysis of a Packet Switch Based on Single Buffered Banyan Network,' IEEE J. Select. Areas Comm., Vol. SAC-3, No.6, pp. 1014-1021, Dec. 1983   DOI
5 C. P. Krusal and M. Snir, 'The Performance of Multistage Interconnection Networks for Multiprocessors,' IEEE Trans. on Computers, Vol. C-32, No. 12. pp. 1091-1098, Dec. 1983   DOI
6 Cisco Systems Inc., 'Catalyst 8500 Campus Switch Router Architecture,' http://www.cisco.com/warp/pubic/cc/cisco/mkt/switch/cat/8500/tech/8510_wp.htm
7 Cisco Systems Inc., 'Next Generation Clear-Channel Architecture for Catalyst 1900/2820 Ethernet Switches,' http://www.cisco.com/warp/pubic/cc/cisco/mkt/switch/ cat/c1928/tcch/nwgen_wp.htm
8 Cho. S. L, Yang. M. K Joon Lee, 'Analytical modeling of a fat-tree network with buffered switches,' Communications, Computers and signal Processing, PACRIM 2001 IEEE Pacific Rim Conference on, Vol. 1, pp. 184-187, Aug. 2001   DOI
9 신태지, 양명국, '출력 버퍼형 axb 스위치로 구성된 Fat-tree 망의 성능 분석,' 정보과학회 논문지, 제30권, 4호, pp, 520-534, 2003
10 Shin. T. Z, Jun Lee, Yang. M. K., 'Evaluation of a fat-tree network with buffered axb switches,' Communications, Computers and signal Processing, 2003. PACRIM 2003 IEEE Pacific Rim Conference on, Vol. 1, pp 205-208, Aug. 2003   DOI
11 Chita R. Das and Prasant Mohapatra, 'Performance Analysis of Finite- Buffered Asynchronous Multistage Interconnection Networks,' IEEE Trans. on Parallel and Distributed systems, Vol. 7, NO. 1, pp. 18-25, Jun. 1996   DOI   ScienceOn
12 신태지, 양명국, '출력 버퍼형 axa 스위치로 구성된 다단 연결 망의 성능 분석', 정보과학회 논문지, 제29권, 6호, pp. 738-748, 2002
13 Y. Mun and H. Y. Youn, 'Performance Analysis of Finite Buffered Multistage Interconnection Networks,' IEEE Trans. on Computers, Vol. 43, No.2, pp. 153-162, Feb. 1994   DOI   ScienceOn