Browse > Article

Performance Evaluation of a Multistage Interconnection Network with Output-Buffered ${\alpha}{\times}{\alpha}$ Switches  

신태지 (울산대학교 전기전자정보시스템공학부)
양명국 (울산대학교 전기전자정보시스템공학부)
Abstract
In this paper, a performance evaluation model of the Multistage Interconnection Network(MIN) with the multiple-buffered crossbar switches is Proposed and examined. Buffered switch technique is well known to solve the data collision problem of the MIN. The proposed evaluation model is developed by investigating the transfer patterns of data packets in a switch with output-buffers. The performance of the multiple-buffered${\alpha}{\times}{\alpha}$ crossbar switch is analyzed. Steady state probability concept is used to simplify the analyzing processes, Two important parameters of the network performance, throughput and delay, are then evaluated, To validate the proposed analysis model, the simulation is carried out on a Baseline network that uses the multiple buffered crossbar switches. Less than 2% differences between analysis and simulation results are observed. It is also shown that the network performance is significantly improved when the small number of buffer spaces is given. However, the throughput elevation is getting reduced and network delay becomes increasing as more buffer spaces are added in a switch.
Keywords
Multistage Interconnection Network; Buffer; Throughput; Delay; Analysis; Simulation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Allan Gottlieb, Ralph Grishman, et al, 'The NYU Ultracornputer - Designing an MIMD Shared Memory Parallel Computer,' IEEE Trans. on Computers, Vol. C-32, No.2, pp175-189, Feb. 1983   DOI   ScienceOn
2 G. F. Pfister, W. C. Brantley, et al., 'The IBM Research Parallel processor Prototype(RP3):Introduction and Architecture,' Proc. Intl. Conf. on Parallel Processing, pp764-771, Aug. 1985
3 T. Feng, 'Data Manipulating Functions in Parallel Processors and Their Implementations,' IEEE Trans. on Computers, Vol. C-23, pp309-318, Mar. 1974   DOI   ScienceOn
4 K. E. Batcher, 'The Flip Network in STARAN,' Proc. Intl. Conf. on Parallel Processing, pp65-71, Aug. 1976
5 D. K. Lawrie, 'Access and Alignment of Data in an Array processor,' IEEE Trans. on Computers, Vol. C-24, pp1145-1155, Dec. 1975   DOI   ScienceOn
6 G. J. Lipovski and A. Tripathi, 'A Reconfigurable Varistructure Array Processor,' Proc. Intl. Conf. on Parallel Processing, pp165-174, Aug. 1977
7 M. Lee, C. L. Wu, 'Performance Analysis of Circuit Switching Baseline Interconnection Networks,' Proc. 11th Computer Architecture Conf., pp82-90, 1984
8 D. M. Dias and J. R. Jump, 'Analysis and Simulation of Buffered Delta Networks,' IEEE Trans. on Computers, Vol. C-30, No.4. pp273-282, Apr. 1981   DOI   ScienceOn
9 C. P. Krusal and M. Snir, 'The Performance of Multistage Interconnection Networks for Multiprocessors,' IEEE Trans. on Computers, Vol. C-32, No. 12. pp1091-1098, Dec. 1983   DOI   ScienceOn
10 Y. C. Jeriq, 'Performance Analysis of a Packet Switch Based on Single Buffered Banyan Network,' IEEE J. Select. Areas Comm., Vol. SAC-3, No.6, pp1014-1021, Dec. 1983
11 H. Yoon, K. Y. Lee, and M. T. Liu, 'Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems,' IEEE Trans. on Computers, Vol. C-39, No.3. pp319-327, Mar. 1990   DOI   ScienceOn
12 Y. Mun and H. Y. Youn, 'Performance Analysis of Finite Buffered Multistage Interconnection Networks,' IEEE Trans. on Computers, Vol. 43, No.2, pp. 153-162, Feb. 1994   DOI   ScienceOn
13 G. F. Pfister, W. C. Brantley, et al., 'Butterfly GP1000 - Overview,' BBN Advanced Computer Inc., Nov. 1988
14 G. F. Pfister, W. C. Brantley, et al., 'TC2000 Technical Product Summary,' BBN Advanced Computer Inc., Jul. 1989
15 J. Ding and L.N. Bhuyan, 'Finite Buffer Analysis of Multistage Interconnection Networks,' IEEE Trans. on Computers, vol. 43, no. 2, pp.243-247, Feb. 1994   DOI   ScienceOn
16 H. Y. Youn and H. S. Choo, 'Performance Enhancement of Multistage Interconnection Networks with Unit Step Buffering,' IEEE Trans. on Communications, Vol. 47, No.4. pp.618-630, APR. 1999   DOI   ScienceOn
17 B. Zhou and M. Atiquzzaman, 'Efficient analysis of multistage interconnection networks using finite output-buffered switching elements,' Tech Rep. 15/94, La Trobe University, Melbourne, Department of Computer Science, July 1994
18 V. P. Kumar and S. M. Reddy, 'Augmented Shuffle-Exchange Multistage Interconnection Networks,' IEEE Computer, Jun. 1987   DOI   ScienceOn
19 Chuan-Lin Wu and Tse-Yun Feng, 'On a class of Multistage Interconnection Networks,' IEEE Trans. on Computers, Vol. C-29, No.8, pp108-116, Aug. 1980   DOI   ScienceOn
20 Chita R. Das and Prasant Mohapatra, 'Performance Analysis of Finite-Buffered Asynchronous Multistage Interconnection Networks,' IEEE Trans. on Parallel and Distributed systems, Vol. 7, NO.1, pp. IS-25, June 1996   DOI   ScienceOn
21 S. H. Byun, D. K. Sung, 'The UniMlN Switch Architecture for Large-Scale ATM Switches,' IEEE Trans. on Networking, Vol. S, NO.1, pp109-120, Feb. 2000   DOI   ScienceOn