Browse > Article

WADPM : Workload-Aware Dynamic Page-level Mapping Scheme for SSD based on NAND Flash Memory  

Ha, Byung-Min (성균관대학교 전자전기컴퓨터공학과)
Cho, Hyun-Jin (성균관대학교 전자전기컴퓨터공학과)
Eom, Young-Ik (성균관대학교 정보통신공학부)
Publication Information
Journal of KIISE:Computer Systems and Theory / v.37, no.4, 2010 , pp. 215-225 More about this Journal
Abstract
The NAND flash memory based SSDs are considered to replace the existing HDDs. To maximize the I/O performance, SSD is composed of several NAND flash memories in parallel. However, to adopt the hybrid mapping scheme in SSD may cause degradation of the I/O performance. In this paper, we propose a new mapping scheme for the SSD called WADPM. WADPM loads only necessary mapping information into RAM and dynamically adjusts the size of mapping information in the RAM. So, WADPM avoids the shortcoming of page-level mapping scheme that requires too large mapping table. Performance evaluation using simulations shows that I/O performance of WADPM is 3.5 times better than the hybrid-mapping scheme and maximum size of mapping table of WADPM is about 50% in comparison with the page-level mapping scheme.
Keywords
SSD; NAND flash memory; FTL mapping scheme; internal fragmentation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 IOzone filesystem benchmark, http://www.iozone.org/.
2 T. Dinkelman, "SSDs A Shift in Data Storage," in Proc. of Flash Memory Summit, 2008.
3 Samsung Corporation. K9XXG08XXM Flash Memory Specification. http://www.samsung.com.
4 The serial ATA international organization, http://www.serialata.org.
5 N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse and R. Panigrahy, "Design Tradeoffs for SSD Performance," in Proc. of USENIX Technical Conference, 2008.
6 J-Y. Shin, Z-L. Xia, N-Y. Xu, R. Gao, X-F. Cai, S. Maeng and F-H. Hsu, "FTL Design Exploration in Reconfigurable High-Performance SSD for Server Applications," Int'l Conf. on Supercomputing (ICS'09), 2009.
7 C. Park, W. Cheon, J. Kang, K. Roh, W. Cho and J.-S. Kim, "A reconfigurable FTL (Flash Translation Layer) architecture for NAND flash based applications," ACM Transactions on Embedded Computing Systems, 2008.
8 T.-S. Chung, D.-J. Park, S. Park, D.-H. Lee, S.-W. Lee and H.-J. Song, "System Software for Flash Memory: A Survey," in proc. of Int'l Conf. of Embedded and Ubiquitous Computing (EUC'06), 2006.
9 J. Kim, J. M. Kim, S. H. Noh, S. L. Min and Y. Cho, "A space efficient flash translation layer for compact flash systems," IEEE Transactions on Consumer Electronics, 2002.
10 S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park and H.-J. Song, "A log buffer-based flash translation layer using fully-associative sector translation," ACM Transactions on Embedded Computing Systems, 2007.
11 H.-J. Cho, D. Shin and Y. I. Eom, "KAST: K-Associative Sector Translation for NAND Flash Memory in Real-Time Systems," in Proc. of Design, Automation and Test in Europe (DATE'09), 2009.
12 Bonnie++ filesystem benchmark, http://www.coker.com.au/bonnie++.