Browse > Article

Duplication-Aware Garbage Collection for Flash Memory-Based Virtual Memory Systems  

Ji, Seung-Gu (성균관대학교 정보통신공학부)
Shin, Dong-Kun (성균관대학교 정보통신공학부)
Publication Information
Journal of KIISE:Computer Systems and Theory / v.37, no.3, 2010 , pp. 161-171 More about this Journal
Abstract
As embedded systems adopt monolithic kernels, NAND flash memory is used for swap space of virtual memory systems. While flash memory has the advantages of low-power consumption, shock-resistance and non-volatility, it requires garbage collections due to its erase-before-write characteristic. The efficiency of garbage collection scheme largely affects the performance of flash memory. This paper proposes a novel garbage collection technique which exploits data redundancy between the main memory and flash memory in flash memory-based virtual memory systems. The proposed scheme takes the locality of data into consideration to minimize the garbage collection overhead. Experimental results demonstrate that the proposed garbage collection scheme improves performance by 37% on average compared to previous schemes.
Keywords
NAND flash memory; Flash Translation Layer (FTL); Garbage Collection; Virtual Memory; Buffer Management;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. W. Lee, D. J. Park, T. S. Chung, W. K. Choi, D. H. Lee, S. W. Park, and H. J. Song, "A log buffer based flash translation layer using fully associative sector translation," ACM Trans. on Embedded Computing Systems, vol.6, no.3, 2007.
2 C. I. Park, W. M. Cheon, J. G. Kang, K. H. Roh, W. H. Cho, and J. S. Kim, "A reconfigurable FTL (Flash Translation Layer) architecture for NAND flash-based applications," ACM Trans. on Embedded Computing Systems, vol.7, no.4, 2008.
3 H. Jo, J. Kang, S. Park, J. Kim, and J. Lee, "FAB: Flash-aware buffer management policy for portable media players," IEEE Trans. On Consumer Electronics, vol.52, no.2, pp.485-493, 2006.   DOI   ScienceOn
4 S. Y. Park, D. Jung, J. U. Kang, J. S. Kim, and J. Lee, "CFLRU: A replacement algorithm for flash memory," In Proc. of the Int. Conf. on Compilers, Architecture and Synthesis for Embedded Systems, pp.234-241, 2006.
5 H. Kim and S. Ahn, "BPLRU: A buffer management scheme for improving random writes in flash storage," In Proc. of the USENIX Conf. on File and Storage Technologies, pp.239-252, 2008.
6 S. Lee, D. Shin, and J. Kim, "Buffer-aware garbage collection techniques for NAND flash memorybased storage systems," In Proc. of the Int. Work. on Software Support for Portable Storage (IWSSPS'08), pp.27-32, 2008.
7 D. W. Jung, J. S. Kim, S. Y. Park, J. U. Kang, and J. Lee, "FASS: A flash-aware swap system," In Proc. of the Int. Work. on Software Support for Portable Storage (IWSSPS'05), 2005.
8 O. Kwon, K. Koh, "Swap-aware garbage collection for NAND flash memory based embedded systems," In Proc. of the Seventh IEEE Int. Conf. on Computer and Information Technology, 2007.
9 M. Wu and W. Zwaenepoel, "eNVy: A nonvolatile, main memory storage system," In Proc. of the Int. Conf. on Architectural Support for Programming Languages and Operating Systems, pp.86-97, 1994.
10 Samsung Corp, "K9WBG08U1M NAND Flash Memory," 2007.
11 N. Nethercote and J. Seward, "Valgrind: A framework for heavyweight dynamic binary instrumentation," SIGPLAN Not., vol.42, no.6, pp.89-100, 2007.   DOI
12 C. Park, J. Kang, S. Park, and J. Kim, "Energy- aware demand paging on NAND flash-based embedded storages," In Proc. International Symposium on Low Power Electronics and Design, pp.338-343, 2004.
13 Y. Joo, Y. Choi, C. Park, S. W. Chung, E.-Y. Chung, and N. Chang, "Demand paging for One NAND flash eXecute-In-Place," In Proc. CODES+ ISSS'06, pp.229-234, 2006.
14 J. In, I. Shin, and H. Kim, "SWL: A Search- While-Load demand paging scheme with NAND flash memory," In Proc. Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), pp.217-225, 2007.
15 Intel Corporation, "Understanding the flash translation layer (FTL) specification," http://developer.intel.com/.
16 CompactFlash Association, http://www.compactflash.org/.
17 J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho, "A space-efficient flash translation layer for compact flash systems," IEEE Trans. on Consumer Electronics, vol.48, no.2, pp.366-375, 2002.   DOI   ScienceOn
18 H.-L. Li, C-L. Yang, H-W. Tseng, "Energyaware flash memory management in virtual memory system," IEEE Trans. Very Large Scale Integration System, 16(8):952-964, 2008.   DOI
19 A. Ban. Flash file system optimized for pagemode flash technologies, US Patent 5,937,425, Aug. 10, 1999.
20 A. Ban. Flash file system, US Patent 5,404,485, Apr. 4, 1995.