1 |
D. Tarian, S. Thoziyoor, and N. Jouppi. "CACTI: an integrated cache access time, cycle time, area, leakage, and dynamic power model," http://www.hpl. hp.com/personal/Norman_Jouppi/cacti4.html
|
2 |
H. Zhou, M. C. Toburen, E. Rotenberg, and T. M. Conte. "Adaptive mode control: a static-powerefficient cache design, In ACM Trans. on Embedded Computing Systems," vol.2, no.3, pp.347-372, 2003.
DOI
|
3 |
M. Qureshi and Y. Patt, "Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches," Proc. of MICRO, pp.423-432, 2006.
|
4 |
N. Rafique, W-T. Lim, and M. Thottethodi, "Architectural support for operating system-driven CMP cache management," Proc. of PACT, pp.2-12, 2006.
|
5 |
D. Chandra, F. Guo, S. Kim, and Y. Solihin, "Predicting inter-thread cache contention on a chip multi-processor architecture," Proc. of HPCA, pp.340-351, 2005.
|
6 |
G. E. Suh, L. Rudolph, and S. Devadas, "Dynamic partitioning of shared cache memory," Journal of Supercomputing, vol.28, no.1, pp.7-26, 2004.
DOI
|
7 |
J. Park and L. Choi, "A Preliminary Study on a Cache Coherence Protocol for Multi-Core Processors with Ring Interconnects," Journal of KIISE : Computing Practices and Letters, vol.14, no.8, pp. 768-772, 2008.
과학기술학회마을
|
8 |
T. Y. Yeh and G. Reinman, "Fast and fair: data-stream quality of service," Proc. of CASES, pp.237-248, 2005.
|
9 |
H. Kim, S. Youn, and J. Kim, "A Leakage-Aware Cache Sharing Technique for Low-Power Chip Multi-processors (CMPs) with Private L2 Caches," Proc. of MEDEA, pp.30-37, 2008.
|
10 |
H. Kim and J. Kim, "A Leakage-Aware L2 Cache Management Technique for Producer-Consumer Sharing in Low-Power Chip Multiprocessors," Proc. of COOL Chips XII, pp.437-450, 2009.
|
11 |
SPEC CPU2000 benchmark, http://www.spec.org/ cpu2000/.
|
12 |
D. Kim, S. Ha, and R. Gupta, "CATS: cycle accurate transaction-driven simulation with multiple processor simulators," Proc. of DATE, pp.749-754, 2007.
|
13 |
M. D. Powell, S. Yang, B. Falsafi, K. Roy, and T. B. Vijaykumar, "Reducing leakage in a highperformance deep-submicron instruction cache," IEEE Trans. on VLSI, vol.9, no.1, pp.77-89, 2001.
DOI
|
14 |
S. Kaxiras, Z. Hu, and M. Martonosi, "Cache decay: exploiting generational behavior to reduce cache leakage power," Proc. of ISCA, pp.240-251, 2001.
|
15 |
Y. Solihin, F. Guo, and S. Kim, "Predicting cache space contention in utility computing servers," Proc. of IPDPS, pp.8-15, 2005.
|