1 |
K. Patel, W. Lee, and M. Pedram, "Active bank switching for temperature control of the register file in a microprocessor," in Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI, 2007, pp.231-234.
|
2 |
D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: a framework for architectural-level power analysis and optimizations," in Computer Architecture, 2000. Proceedings of the 27th International Symposium on 2000, pp.83-94.
|
3 |
V. Narayanan and Y. Xie, "Reliability concerns in embedded system designs," COMPUTER, vol.39, pp.118-120, 2006.
DOI
ScienceOn
|
4 |
S. Chung and K. Skadron, "Using On-Chip Event Counters For High-Resolution, Real-Time Temperature Measurement," Thermal and Thermomechanical Phenomena in Electronics Systems, pp.114-120, 2006.
|
5 |
I. Yeo and E. J. Kim, "Hybrid dynamic thermal management based on statistical characteristics of multimedia applications," in Proceeding of the thirteenth intermational symposium on Low power electronics and design (ISLPED), pp.321-326, 2008.
|
6 |
R. Mahajan, "Thermal management of CPUs: A perspective on trends, needs and opportunities," in Proceeding of the 8th International Workshop on THERMal INvestigations of ICs and Systems, 2002.
|
7 |
J. S. Choi, J. H. Kong, E. Y. Chung and S. W. Chung, "A Dual Integer Register File Structure for Temperature-Aware Microprocessor," Journal of KIISE: Compter System and Theory, vol.35, no.12, pp.540-551, 2008. (in Korean)
|
8 |
H. Seongmoo, K. Barr, and K. Asanovic, "Reducing power density through activity migration," in Proceeding of the 2003 International Symposium on Low Power Electronics and Design, pp.217-222, 2003.
|
9 |
Hotspot Tool Set v3.1, http://lava.cs.virginia.edu/HotSpot/
|
10 |
SPEC(Standard Performance Evaluation Corporation) CPU2000, http://www.spec.org/cpu2000/
|
11 |
SIA, "Technology Roadmap for Semiconductors," 2005.
|
12 |
K. Skadron, M. Stan, K. Sandaranarayanan, W. Huang, S. Velusamy, and D. Tarjan, "Temperatureaware microarchitecture: Modeling and implementation," ACM Transactions on Architecture and Code Optimization (TACO), vol.1, pp.94-125, 2004.
DOI
|
13 |
D. Brooks and M. Martonosi, "Dynamic thermal management for high-performance microprocessors," in Proceedings of the 27th International Symposium on Computer Architecture, pp.83-94, 2000.
|
14 |
K. Sankaranarayanan, S. Velusamy, M. Stan, and K. Skadron," A case for thermal-aware floorplanning at the microarchitectural level," Journal of Instruction-Level Parallelism, vol.7, pp.1-16, 2005.
|