Browse > Article

Temperature-Aware Microprocessor Design for Floating-Point Applications  

Lee, Byeong-Seok (조선대학교 컴퓨터학과)
Kim, Cheol-Hong (전남대학교 전자컴퓨터공학부)
Lee, Jeong-A (조선대학교 컴퓨터공학부)
Abstract
Dynamic Thermal Management (DTM) technique is generally used for reducing the peak temperature (hotspot) in the microprocessors. Despite the advantages of lower cooling cost and improved stability, the DTM technique inevitably suffers from performance loss. This paper proposes the DualFloating-Point Adders Architecture to minimize the performance loss due to thermal problem when the floating-point applications are executed. During running floating-point applications, only one of two floating-point adders is used selectively in the proposed architecture, leading to reduced peak temperature in the processor. We also propose a new floorplan technique, which creates Space for Heat Transfer Delay in the processor for solving the thermal problem due to heat transfer between adjacent hot units. As a result, the peak temperature drops by $5.3^{\circ}C$ on the average (maximum $10.8^{\circ}C$ for the processor where the DTM is adopted, consequently giving a solution to the thermal problem. Moreover, the processor performance is improved by 41% on the average by reducing the stall time due to the DTM.
Keywords
Microprocessor design; Dynamic Thermal Management; Floating-Point Adder; Temperature-aware design;
Citations & Related Records
연도 인용수 순위
  • Reference
1 K. Patel, W. Lee, and M. Pedram, "Active bank switching for temperature control of the register file in a microprocessor," in Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI, 2007, pp.231-234.
2 D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: a framework for architectural-level power analysis and optimizations," in Computer Architecture, 2000. Proceedings of the 27th International Symposium on 2000, pp.83-94.
3 V. Narayanan and Y. Xie, "Reliability concerns in embedded system designs," COMPUTER, vol.39, pp.118-120, 2006.   DOI   ScienceOn
4 S. Chung and K. Skadron, "Using On-Chip Event Counters For High-Resolution, Real-Time Temperature Measurement," Thermal and Thermomechanical Phenomena in Electronics Systems, pp.114-120, 2006.
5 I. Yeo and E. J. Kim, "Hybrid dynamic thermal management based on statistical characteristics of multimedia applications," in Proceeding of the thirteenth intermational symposium on Low power electronics and design (ISLPED), pp.321-326, 2008.
6 R. Mahajan, "Thermal management of CPUs: A perspective on trends, needs and opportunities," in Proceeding of the 8th International Workshop on THERMal INvestigations of ICs and Systems, 2002.
7 J. S. Choi, J. H. Kong, E. Y. Chung and S. W. Chung, "A Dual Integer Register File Structure for Temperature-Aware Microprocessor," Journal of KIISE: Compter System and Theory, vol.35, no.12, pp.540-551, 2008. (in Korean)
8 H. Seongmoo, K. Barr, and K. Asanovic, "Reducing power density through activity migration," in Proceeding of the 2003 International Symposium on Low Power Electronics and Design, pp.217-222, 2003.
9 Hotspot Tool Set v3.1, http://lava.cs.virginia.edu/HotSpot/
10 SPEC(Standard Performance Evaluation Corporation) CPU2000, http://www.spec.org/cpu2000/
11 SIA, "Technology Roadmap for Semiconductors," 2005.
12 K. Skadron, M. Stan, K. Sandaranarayanan, W. Huang, S. Velusamy, and D. Tarjan, "Temperatureaware microarchitecture: Modeling and implementation," ACM Transactions on Architecture and Code Optimization (TACO), vol.1, pp.94-125, 2004.   DOI
13 D. Brooks and M. Martonosi, "Dynamic thermal management for high-performance microprocessors," in Proceedings of the 27th International Symposium on Computer Architecture, pp.83-94, 2000.
14 K. Sankaranarayanan, S. Velusamy, M. Stan, and K. Skadron," A case for thermal-aware floorplanning at the microarchitectural level," Journal of Instruction-Level Parallelism, vol.7, pp.1-16, 2005.