Browse > Article

A New Key Protection Technique of AES Core against Scan-based Side Channel Attack  

Song, Jae-Hoon (한양대학교 컴퓨터공학과)
Jung, Tae-Jin (한양대학교 컴퓨터공학과)
Park, Sung-Ju (한양대학교 컴퓨터공학과)
Publication Information
Journal of KIISE:Computer Systems and Theory / v.36, no.1, 2009 , pp. 33-39 More about this Journal
Abstract
This paper presents a new secure scan design technique to protect secret key from scan-based side channel attack for an Advanced Encryption Standard(AES) core embedded on an System-on-a-Chip(SoC). Our proposed secure scan design technique can be applied to crypto IF core which is optimized for applications without the IP core modification. The IEEE1149.1 standard is kept, and low area and power consumption overheads and high fault coverage can be achieved compared to the existing methods.
Keywords
AES; key protection; scan design; SoC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. Lee, M. Teharanipoor, and J. Plusquellic, "A Low-Cost Solution for Protecting IPs Against Scan-Based Side-Channel Attacks," VLSI Test Symposium, pp. 94-99, Berkeley, CA, USA, Apr. 30-May 4, 2006.   DOI
2 B. Yang, K. Wu and R. Karri, "Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard," International Test Conference, pp. 339-344, Charlotte, NC, USA, Oct. 26-28, 2004.   DOI
3 B. Yang, K. Wu and R. Karri "Secure Scan : A Design-for-Test Archiecture for Crypto Chips," IEEE Transaction Computer-Aided Design of Integrated Circuits and systems, Vol. 25, No. 10, pp. 2287-2293, Oct. 2006.   DOI   ScienceOn
4 W. Stallings, "Cryptography and Network Security, " Englewood Cliffs, NJ : Prentice-Hall, 2003.
5 S. Mangard, M. Aigner and S. Dominikus, "A Highly Regular and Scalabel AES Hardware Architecture," IEEE Transactions on Computer, Vol. 52, No.1, pp. 483-491, April, 2004.   DOI   ScienceOn
6 R. Kapoor, "Security vs. test quality: Are they mutually exclusive?" International Test Conference, pp. 1414, Charlotte, NC, USA, Oct. 26-28, 2004.   DOI
7 S. Paul, R. S. Chakraborty and S. Bhunia, "VImScan : A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips," VLSI Test Symposium, pp. 455-460, Berkeley, CA, USA, May 6-10, 2007.   DOI
8 D. Josephson and S. Poehhnan, "Debug methoology for the McKinley processor," International Test Conference, pp. 451-460, Baltimore, MD. USA, Oct. 30- Nov.1, 2001.