Browse > Article

Dynamic Prefetch Filtering Schemes to enhance Utilization of Data Cache  

Chon, Young-Suk (충북대학교대학원 전자계산학과)
Kim, Suk-Il (충북대학교대학원 전기전자컴퓨터공학부)
Jeon, Joong-Nam (충북대학교대학원 전기전자컴퓨터공학부)
Publication Information
Journal of KIISE:Computer Systems and Theory / v.35, no.1, 2008 , pp. 30-43 More about this Journal
Abstract
Memory reference instructions such as loads or stores are critical factors that limit the processing power of processor. The prefetching technique is an effective way to reduce the latency caused from memory access. However, excessively aggressive prefetch leads to cache pollution so as to cancel out the advantage of prefetch. In this study, four filtering schemes have been compared and evaluated which dynamically decide whether to begin prefetch after referring a filtering table to decrease cache pollution. First, A bi-states scheme has been shown to analyze the lock problem of the conventional scheme, this scheme such as conventional scheme used to be N:1 mapping, but it has the two state to 1bit value of each entries. A complete state scheme has been introduced to be used as a reference for the comparative study. A block address lookup scheme has been proposed as the main idea of this paper which exhibits the most exact filtering performance. This scheme has a length of the table the same as the bi-states scheme, the contents of each entry have the fields the same as the complete state scheme recently, never referenced data block address has been 1:1 mapping a entry of the filter table. Experimental results from commonly used general benchmarks and multimedia programs show that average cache miss ratio have been decreased by 10.5% for the block address lookup scheme(BAL) compare to conventional dynamic filter scheme(2-bitSC).
Keywords
cache memory; prefetch algorithm; filtering;
Citations & Related Records
연도 인용수 순위
  • Reference
1 N. P. Jouppi, "Improving directed-mapped cache performance by the addition of a small fully- associative cache and prefetch buffers," Proc. of the 17th Annual International Symposium on Computer Architecture, pp. 364-373, May 1990
2 D. Joseph and D. Grunwald, "Prefetching Using Markov Predictors," IEEE Trans. on computers, Vol.48, No.2, Feb. 1999
3 D. Joshep and D. Grunwald, "Prefetching Using Markov Predictors," in proc. Of the 24th Annual Intl. Symp. On Computer Architecture, pp. 252-263, June 1997
4 Y. Solihin, J. Lee and J. Torrellas, "Correlation Prefetching with a User-Level Memory Thread," IEEE Trans. Computers, Vol.14, No.6, June 2003
5 T-Fu Chen and J-L Baer, "Effective Hardware- Based data prefetching for High-Performance Processors," IEEE Trans. Computers, Vol.44, No.5, pp. 609-623, May 1995   DOI   ScienceOn
6 V. Srinivasan, E. S. Davidson and G. S. Tyson, "A Prefetch Taxonomy," IEEE Trans. Computers, Vol.53, No.2, pp. 126-140, Feb. 2004   DOI   ScienceOn
7 Media benchmark program : http://cares.icsl.ucla.edu/ appications.html
8 SpecInt 2000 benchmark program : http://www.spec. org/osg/cpu2000/CINT2000
9 J. Kim, K. V. Palem and W-F. Wong, "A Framework for Data Prefetching using Off-line Training of Markovian Predictors," in Proc. IEEE Intl. Conf. on Computer Design(ICCD), pp. 340-347, Sep. 2002
10 J. L. Baer and T-Fu Chen, "An effective on-chip preloading scheme to reduce data access penalty," In Proceedings of Supercomputing '91, pp. 176- 186, Nov. 1991
11 A. J. Smith, "Cache Memories," ACM Computing Surveys, 14:473-530, Sep. 1982   DOI   ScienceOn
12 A. Srivastava and A. Eustace, "ATOM : A System for Building Customized Program Analysis Tools," Proceedings of the ACM SIGPLAN 94, pp. 196-205, 1994
13 X. Zhuang and H-H S. Lee, "Hardware-based Cache Pollution Filtering Mechanism for Xggressive Prefetches," in Proc. IEEE Int. conf. on Parallel Processing, pp. 286-293, Oct. 2003
14 G. Hariprakash, R. Achutharaman, A. R. Omondi, "DSTRIDE : Data-cache miss-address-based stride prefetching scheme for multimedia processors," 6th Australasian Computer Systems Architecture Conference (AustCSAC'01), pp. 62-70, Jan. 29-30, 2001
15 M. D. Hill, "Dinero III Cache Simulator," Technical Report, Department Computer Science, University of Wisconsin, Madison. 1990.
16 J. H. Lee, S. W. Jeong, S. D. Kim and C. C. Weems, "An Intelligent Cache System with Hardware Prefetching for High Performance," IEEE Trans. on computers, Vol.52, No.5, May. 2003