Optimal Design for Heterogeneous Adder Organization Using Integer Linear Programming |
Lee, Deok-Young
(한림대학교 기초교육대학)
Lee, Jeong-Gun (캠브리지 대학교 컴퓨터랩) Lee, Jeong-A (조선대학교 컴퓨터공학과) Rhee, Sang-Min (강원대학교 컴퓨터과학과) |
1 | M.D. Ercegovac and T. Lang, 'Digital Arithmetic,' Morgan Kaufmann Publishers, 2004 |
2 | James E. Stine, 'Digital Computer Arithmetic Datapath Design Using Verilog HDL,' Kluwer Academic Publishers, Nov. 2003 |
3 | H.P. Williams, 'Model Building in Mathematical Programming,' 4th Ed., John Wiley, New York, 1999 |
4 | D.E. Williams, E.E. Jr. Swartzlander, 'Parametric delay and area models for adders,' In Proc. of the 36th Midwest Symposium on Circuits and Systems, pp. 863 - 870, Aug. 1993 |
5 | 오세영, '최적화이론', 교우사 |
6 | M. Berkelaar, 'lp_solve - version 4.0,' Eindhoven University of Technology, 'ftp://ftp.ics.ele.tue.nl/pub/lp_ solve/,' 2003 |
7 | Y. Wang, C. Pai, X. Song, 'The design of hybrid carry-lookahead/carry-select adders,' In IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, vol. 49, Jan. 2002 |
8 | Giovanni De Micheli, 'Synthesis and Optimization of Digital Circuits,' McGraw-Hill Jan., 1994 |
9 | J. Zhu and R. Kelly, 'Architectural Diversity -The Key to Design Compiler Optimization,' In DESIGN WARE, Synopsys Technical Bulletin, vol. 3, Q2 1998 |
10 | C. Nagendra, M.J. Irwin, R.M. Owens, 'Area -time - power tradeoffs in parallel adders,' In IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, vol. 43, pp. 689-702, Oct. 1996 DOI ScienceOn |
11 | Anu Gupta, 'Programmatic design space exploration through validity filtering and quality filtering' |