A Low Power FPGA Architecture using Three-dimensional Structure
![]() |
Kim, Pan-Ki
(연세대학교 프로세서연구실)
Lee, Hyoung-Pyo (연세대학교 프로세서연구실) Kim, Hyun-Pil (연세대학교 프로세서연구실) Jun, Ho-Yoon (연세대학교 프로세서연구실) Lee, Yong-Surk (연세대학교 프로세서연구실) |
1 | http://www.x2e.de/virtex/virtex_x2e.html |
2 | www.xilinx.com |
3 | M. Buhler, M. Papesch, K. Kapp, U. G. Baitinger, 'Efficient switching activity simulation under a real delay model using a bitparallel approach,' Proceedings of the conference on Design, automation and test in Europe, Jan. 1999 |
4 | A. Lesea, M. Alexander, 'Powering Xilinx FPGAs,' http://www.xilinx.com/xapp/xapp158.pdf, XILINX.COM |
5 | Lesser, M., Meleis, W.M., Vai, M.M., and Zavracky, P.M. 'Rothko: A Three Dimensional FPGA Architecture, Its Fabrication, and Design Tools,' Field-Programmable Logic and Applications, 1997 |
6 | http://www.xilinx.com/xapp/xapp151.pdf |
7 | John E. Karro, 'Algorithmic and Theoretical Problems Related to the Physical Design of Three Dimensional Field Programmable Gate Arrays,' thesis of Ph.D., Univ. of Vireginia, USA, Aug. 2000 |
8 | M. Leeser, W. M. Meleis, M. M. Vai, S. Chiricescu, W. Xu, and P. M. Zavracky, 'Rothko:3 A three-dimensional FPGA,' IEEE Design and Test of Computers, Vol. 15, pp. 16.23, Jan.-Mar. 1998 DOI ScienceOn |
9 | Karro, J., Cohoon, J.P., 'A Spiffy tool for the simultaneous placement and global routing for three-dimensional field-programmable gate arrays,' VLSI, 1999. Proceedings. Ninth Great Lakes Symposium on, pp. 230-231, 4-6 Mar. 1999 |
10 | E. Boemo, G. Gonzzalez de Rivera, S. Lopez-Buedo, and J. M. Meneses. 'Some notes on power management on FPGA-based systems,' Field-Programmable Logic and Applications, pp. 149-157, Aug. 1995 |
11 | Varghese George, Hui Zhang, and Jan Rabaey, 'The Design of a Low Energy FPGA,' International Symposium on Low power Electronics and Design, 1999 |
12 | Alexander M.J. , Cohoon J.P., Colflesh J.L. Karro J., Robins G., 'Three-dimensional field-programmable gate arrays,' ASIC Conference and Exhibit, Proceedings of the Eighth Annual IEEE International, Vol., Iss., 18-22, Sep. 1995, pp. 253-256, 1995 |
13 | Ababei, C., Mogal, H., and Bazargan, K. 'Threedimensional place and route for FPGAs,' In Proceedings of the 2005 Conference on Asia South Pacific Design Automation, Shanghai, China, January 18-21, 2005 |
14 | A. Rahman, A. Fan, and R. Reif. 'Comparison of key performance metrics in two- and three-dimensional integrated circuits,' Interconnect Technology Conference, pp. 18-20, Burlingame, CA, USA, 2000 |
15 | E. A. Kusse, 'Analysis and circuit design for a low power programmable logic modules,' Master's thesis, Dept. of Electrical Engineering and Computer Science, University of California at Berkeley, 1998 |
16 | A. Fan and R. Reif. 'Three-dimensional integration with copper wafer bonding,' In Interconnect Technology Conference, pp. 18-20, 2000 |
17 | A. Lesea, M. Alexander, 'Powering Xilinx FPGAs,' XILINX.COM |
18 | S. Bilavarn, G. Gogniat, J. L. Philippe, 'Area Time Power Estimation for FPGA Based Designs at a Behavioral Level,' ICECS, Beyrouth, December 2000 |
19 | Cahill, C. 외 12명, 'Thermal characterization of vertical multichip modules MCM-V,' Components, Packaging, and Manufacturing Technology, Part A, IEEE Transactions on, Vol.18, No.4, pp. 765-772, Dec 1995 DOI ScienceOn |
20 | Meleis, W., Leeser, M., Zavracky, P., and Vai, M., 'Architectural Design of a Three Dimensional FPGA,' IEEE Seventeenth Conference on Advanced Research in VLSI, pp. 256-268, 1997 |
![]() |