1 |
ARM, Technical Support FAQs [Online], Available: http://www.arm.com/support/faqip/577.html
|
2 |
Sanghun Lee, Chanho Lee, Hyuk -jae Lee, 'A New Multi-Channel On-Chip-Bus Architecture for System-On-Chips,' IEEE-SoC Conference, Santa Clara, CA., pp. 305-308, September 2004
DOI
|
3 |
이재성, 이혁재, 이찬호, 'SNP: 시스템 온 칩을 위한 새로운 통신 프로토콜' 정보과학회논문지, 시스템 및 이론 제32권 제9호, pp. 465-474, 2005.10
과학기술학회마을
|
4 |
IBM, 'CoreConnect Bus Architecture,' 1999
|
5 |
F. Moraes, et al. 'Hermes: an Infrastructure for Low Area Overhead Packet-switching Networks on Chip,' Integration the VLSI Journal, 38(1), Oct. 2004, pp. 69-93
DOI
ScienceOn
|
6 |
P. Gurrier, A. Greiner, 'A Generic Architecture for On-Chip Packet-Switched Interconnections,' Proceedings of the conference on Design, Automation and Test in Europe, Paris, France, pp. 250-256, 2000
DOI
|
7 |
ARM, 'AMBA Specification, Revision 2.0,' 1999
|
8 |
W. Peterson, 'WISHBONE SoC Architecture Specification, Revision B.2,' Silicore Corporation, 2001.
|
9 |
Inside the New Computer Industry, issue 138, Jan 2001
|