1 |
Semiconductor Industry Association, National Technology Roadmap for Semiconductor, 1997
|
2 |
J. Chen, W. Jone, J. Wang, H. Lu, and T. Chen, 'Segmented bus design for low-power systems,' IEEE Trans. on Very Large Scale Integration Systems, Vol. 7, No.1, pp. 25-29, March 1999
DOI
ScienceOn
|
3 |
S. Winegarden, 'Bus architecture of a system on a chip with user-configurable system logic,' IEEE J. On Solid-State Circuits, Vol. 35, No.3, pp. 425-433, March 2000
DOI
ScienceOn
|
4 |
S. Even, 'Graph Algorithms,' Computer Science Press, 1979
|
5 |
W. Wolf, 'Modem VLSI Design: Systems on Silicon,' 2nd ed. Prentice-Hall, 1998
|
6 |
G. Yeap, 'Practical Low Power Digital VLSI Design,' Kluwer Academic Publishers, 1998
|
7 |
C. Hsieh and M. Pedram, 'Architectural energy optimization by bus splitting,' IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No.4, pp. 408-414, April 2002
DOI
ScienceOn
|