1 |
N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, A System Perspective. Reaking, Mass. Addison-Wesley, 1985
|
2 |
Daniel D. Gajski,Principles of Digital Desig, Prentice-hall international, INC, 1997
|
3 |
Kung, H. T., and LAM, M., 'Fault tolerant and two level pipelining in VLSI systolic arrays,' Proceedings of MIT conference on Advanced res. VLSI, Cambridge, MA, January 1984, pp.74-83
|
4 |
J. H. Guo, C. L. Wang, 'Digit-serial systolic multiplier for finite fields GF(),' lEE Proc. Comput. Digit. Tech, Vo1.145, No.2, March 1998
|
5 |
I. S. Reed and T. K. Truong, 'The use of finite fields to compute evolutions,' IEEE Trans. Inform. Theory, 21, pp.208-213, 1975
DOI
|
6 |
D. E. R. Denning, Cryptography and data securit, Addison-Wesley, MA, 1983
|
7 |
S. W. Wei, VLSI architectures for computing exponentiations, multiplicative inverses, and divisions ,' IEEE Trans. Circuits and System, 44, pp.847-855, 1997
DOI
ScienceOn
|
8 |
S. W. Wei, 'A Systolic Power-Sum Circuit for GF(),' IEEE Trans. Computers, vol. 43, no. 2, pp. 226-229, Feb. 1994
DOI
ScienceOn
|
9 |
S. Y. Kung, VLSI array processors, Prentice Hall, Englewood Cliffs, NJ, 1988
|
10 |
W. W. Peterson and E. J. Weldon, Error-correcting codes, MIT Press, MA, 1972
|
11 |
A. Menezes, Elliptic Curve Public Key Crypto-system, Kluwer Ademic Publiers, Boston, 1993
|
12 |
Rivest, R., A. Shamir and L. Adleman, 'A Method for Obtaining Digital Signature and Public Key Cryptosystems', Comm. of ACM, 21, pp.120-126, 1978
DOI
ScienceOn
|