1 |
R. Murgai, K. Brayton, and A. Sangiovanni-Vincentelli, 'Logic Synthesis for Field Programmable Gate Arrays,' Kluwer Academic Publisher, 1995
|
2 |
Kang Yi, Seong Y. Ohm, and Chu S. Jhon, 'An Efficient FPGA Technology Mapping Tightly Coupled with Logic Minimization,' IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E80-A, pp. 1807-1812, Oct. 1997
|
3 |
S. Timberger, 'A Time-Multiplexed FPGA,' Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, 1997
DOI
|
4 |
S. Trimberger, 'Scheduling Designs into a Time-Multiplexed FPGA,' Proceedings of International Symposium on the Field Programming Gate Array, pp. 153-160, 1998
DOI
|
5 |
H. Liu and D.F. Wong, 'Circuit Partitioning for Dynamically Reconfigurable FPGAs,' ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 187-194, 1999
DOI
|
6 |
H. Liu and D. F. Wong, 'A Graph Theoretic Optimal Algorithm for Scheduling Compression in Time-Multiplexed FPGA Partitioning,' Proceedings of International Conference on the Computer Aided Design, pp. 400-405, 1999
DOI
|
7 |
Seong Y. Ohm, Fadi J. Kurdahi, Nikil Dutt, 'A Unified Lower Bound Estimation Technique for High-Level Synthesis,' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 16, No. 5, pp. 458-472, May 1997
DOI
ScienceOn
|
8 |
엄성용, '시분할 FPGA 합성에서 LUT 개수에 대한 하한 추정 기법', 정보과학회 논문지, 제29권 제7/8호, pp. 422-430, 2002년 8월
과학기술학회마을
|
9 |
Seong Y. Ohm, Chu S. Jhon, and Fadi J. Kurdahi, 'An Optimal Scheduling Approach using Lower Bound in High-Level Synthesis,' IEICE Transactions on Information and Systems, Vol. E78-D, No.3, pp.231-236, March 1995
|
10 |
M. C. McFarland, A. C. Parker, and R. Composano, 'Tutorial on High Level Synthesis', Proceedings of the 25th Design Automation Conference, pp. 330-336, June 1988
|
11 |
D. Chang and M. Marek-Sadowska, 'Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs,' ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 161-167, 1998
DOI
|
12 |
Hyun-Chul Shin and Chung-Hee Kim, 'A Simple Yet Efficient Techniques for Partitioning,' IEEE Transactions on VLSI Systems, Vol. 1, No. 3, pp. 380-386, 1993
DOI
ScienceOn
|
13 |
M. C. Chao, G-M. Wu, I. U.-R. Jiang, and Y-W. Chang, 'A Clustering- and Probability-based Approach for Time-multiplexed FPGA Partitioning,' Proceedings of International Conference on the Computer Aided Design, pp. 364-368, 1999
DOI
|
14 |
D. Chang and M. Marek-Sadowska, 'Buffer Minimization and Time-Multiplexed I/O on Dynamically Reconfigurable FPGAs,' ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 142-148, 1997
DOI
|
15 |
H. Liu and D.F. Wong, 'Network Flow Based Circuit Partitioning for Time-Multiplexed FPGAs,' Proceedings of International Conference on the Computer Aided Design, pp. 497-504, 1998
DOI
|
16 |
Guang-Ming Wu, Jai-Ming Lin, and Yao-Wen Chang, 'Generic ILP-based approaches for time-multiplexed FPGA partitioning,' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20 No. 10, pp. 1266-1274, Oct. 2001
DOI
ScienceOn
|
17 |
C. T. Hwang, J. H. Lee, and Y. C. Chu, 'A Formal Approach to Scheduling Problem in High Level Synthesis,' IEEE Transactions on Computer-Aided Design, pp. 464-475, April 1991
DOI
ScienceOn
|
18 |
P. G. Paulin and J. P. Knight, 'Force-directed Scheduling for the Behavioral Synthesis of ASIC's,' IEEE Transactions on Computer-Aided Design, pp. 661-679, June 1989
DOI
ScienceOn
|