Browse > Article

Design of A Media Processor Equipped with Dual Cache  

Moon, Hyun-Ju (Dept. of Computer Science, Graduate School of Chungbuk National University)
Jeon, Joong-Nam (Dept. of Electrical Elecronic Computer Engineering, Chungbuk National University)
Kim, Suk-Il (Dept. of Electrical Elecronic Computer Engineering, Chungbuk National University)
Publication Information
Journal of KIISE:Computer Systems and Theory / v.29, no.10, 2002 , pp. 573-581 More about this Journal
Abstract
In this paper, we propose a mediaprocessor of dual-cache architecture which is composed of the multimedia data cache and the general-purpose data cache to prevent performance degradation caused by memory delay. In the proposed processor architecture, multimedia data that are written in subword instructions are loaded in the multimedia data cache and the remaining data are loaded in the general-purpose data cache. Also, Ive use multi-block prefetching scheme that fetches two consecutive data blocks into a cache at a time to exploit the locality of multimedia data. Experimental results on MPEG and JPEG benchmark programs show that the proposed processor architecture results in better performance than the processor equipped with single data cache.
Keywords
multimedia data; dual-cache; mediaprocessor; subword parallelism; multi-block prefetching;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 R B. Lee, 'Realtime MPEG video via software decompression on a PA-RISC processor,' COMPCON '95, pp.186-192, 1995   DOI
2 A. Peleg and U. Weiser, 'MMX technology Extension to the Intel architecture,' IEEE Micro, Vol. 16, No.4, pp.42-50, August 1996   DOI   ScienceOn
3 W. A. Samaras, N. Cherukuri and S. Venkataraman, 'The IA-64 Itanium processor cartridge,' IEEE Micro, Vol. 21, No.1, pp.82-89, January/February 2001   DOI   ScienceOn
4 N. Mitchell, 'Philips TriMedia: a digital media convergence platform,' WESCON '97, pp.56-60, 1997   DOI
5 T. M. Conte, P. K. Dubey, M. D. Jennings, R. B. Lee, A. Peleg, S. Rathnam, M. Schlansker, P. Song and A. Wolfe, 'Challenges to combining general-purpose and multimedia processors,' IEEE Computer, Vol. 30, No. 12, pp.33-37, December 1997   DOI   ScienceOn
6 C. Basoglu, W. Lee and J. S. O'Donnell, 'The MAP1000A VLIW mediaprocessor,' IEEE Micro, Vol. 20, No.2, pp.48-59, March/April 2000   DOI   ScienceOn
7 G. Frantz, 'Digital signal processor trends,' IEEE Micro. Vol. 20, No.6, pp.52-59, November/December 2000   DOI   ScienceOn
8 M. Tremblay and J. M. O'Connor, 'UltruSparc I : A four-issue processor supporting multimedia,' IEEE Micro, Vol. 16, No.2, pp.42-50, April 1996   DOI   ScienceOn
9 C. Hansen, 'Architecture of broadband media-processor,' IEEE COMPCON '96, pp.25-29, February, 1996   DOI
10 P. Kalapathy, 'Hardware-software interactions on Mpact,' IEEE Micro, Vol. 17, No.2, pp.20-26, March/April 1997   DOI   ScienceOn
11 T. Horel and G. Lauterbach. 'UltraSPARC-III : Designing third-generation 54-bit performance,' IEEE Micro, Vol. 19, No.3, pp.73-85, May/June 1999   DOI   ScienceOn
12 R. B. Lee, 'Subword Parallelism with MAX -2,' IEEE Micro, Vol. 16, No.4, pp.51-59, August 1996   DOI   ScienceOn
13 H. Govindarajalu, A. Rengachari and A. Omondi 'DSTRlDE: Data-cache miss-address-based stride prefetching scheme for multimedia processors,' Proc. 6th Australasian Computer Systems Architecture Conference, pp.62-70, 2001   DOI
14 C. Hansen, 'Architecture of broadband mediaprocessor,' IEEE COMPCON '96, pp.25-29, February, 1996   DOI
15 A. J. Smith, 'Cache memories,' ACM Computing Surveys, Vol. 14, pp.473-530, September, 1982   DOI   ScienceOn
16 J. I. Baer and T. F. Chen, 'An effective on-chip preloading scheme to reduce data access penalty,' Proc. Supercomputing '91, pp.176-186, 1991   DOI
17 T. F. Chen and J. L. Baer, 'Effective hardware-based data prefetching for high-performance processors,' IEEE Trans. Computers, Vol. 44, No. 5, pp.609-623, May, 1995   DOI   ScienceOn