Browse > Article

모바일 GPU 기술 동향  

An, Jong-Hun (충남대학교)
Choe, Seong-Rim (충남대학교)
Park, Jong-Hyeon (충남대학교)
Ju, Jae-Uk (충남대학교)
Nam, Byeong-Gyu (충남대학교)
Publication Information
Communications of the Korean Institute of Information Scientists and Engineers / v.32, no.5, 2014 , pp. 9-21 More about this Journal
Keywords
Citations & Related Records
연도 인용수 순위
  • Reference
1 Khronos OpenCL Working Group, The OpenCL Specification [Online] Available: http://www.khronos.org/ registry/cl/
2 M. Doggett, “Texture caches,” IEEE Micro, vol. 32, no. 3, pp. 136-141, 2012.   DOI   ScienceOn
3 Vineet, Vibhav, et al. “Fast minimum spanning tree for large graphs on the GPU,” Proceedings of the Conference on High Performance Graphics 2009. ACM, 2009.
4 L. Zhang and R. Nevatia, “Efficient Scan-Window Based Object Detection Using GPGPU,” IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops, pp. 1-7, 2008.
5 J. Leskela, J. Nikula, and M. Salmela, “OpenCL embedded profile prototype in mobile device,” IEEE Workshop on Signal Processing Systems, pp. 279-284, 2009.
6 M.H. Chowdhury, J. Gjanci and P. Khaled “Innovative Power Gating for Leakage Reduction,” IEEE International Symposium on Circuits and Systems, pp. 1568- 1571, May. 2008.
7 Se-Hyun Yang, et al., “A 32nm High-k Metal Gate Application Processor with GHz Multi-Core CPU,” IEEE International Solid-State Circuits Conference Dig. Tech. Papers, pp. 214-216, Feb. 2012.
8 B.-G. Nam and H.-J Yoo, “An Embedded Stream Processor Core Based on Logarithmic Arithmetic for a Low-Power 3-D Graphics SoC,” IEEE J. Solid-State Circuits, vol. 44, no. 5, pp. 1554-1570, May, 2009.   DOI   ScienceOn
9 Khronos Group, OpenGL-ES [Online] Available: http:// www.khronos.org/opengles/1_X
10 E. Angel and D. Shreiner, Interactive Computer Graphics: A Top-Down Approach with Shader-Based OpenGL, Addison-Wesley, 2011.
11 Khronos Group, OpenGL-ES [Online] Available: http:// www.khronos.org/opengles/2_X
12 J.L. Hennessy and D.A. Patterson, “Computer Architecture,” Morgan Kaufmann, 2011.
13 C. Kozyrakis and D. Patterson, “Scalable, vector Processors for Embedded System,” IEEE Micro, vol. 23, no. 6, pp. 36-45, Dec. 2003.
14 R. Genov and G. Cauwenberghs, “Charge-mode parallel architecture for vector-matrix multiplication,” IEEE Transactions on Circuits and System II: Analog Digit. Signal Processing, vol. 48, no. 10, pp. 930-936.
15 U.J. Kapasi, S. Rixner, W.J. Dally, B. Khailany, J.H. Ahn, P. Mattson, J.D. Owens, “Programmable Stream Processors,” IEEE Computer, vol. 36, no. 8, pp. 54-62.
16 J.-J. Yoo, S.-Y. Jung, S.-J. Ryu and J.-W. Kim, “Tile Boundary Sharing for Tile-based Vector Graphics Rendering,” IEEE Consumer Electronics, pp. 93-94, Jan. 2014.
17 M. Deering, S. Winner, B. Schediwy, C. Duffy and N. Hunt, “The Triangle Processor and Normal Vector Shader: A VLSI System for High Performance Graphics,” ACM SIGGRAPH Computer Graphics(ACM Press) vol. 22, bo. 4, pp. 21-30, Aug. 1988.   DOI
18 Z. S. Hakura and A. Gupta. “The design and analysis of a cache architecture for texture mapping,” Proceedings of the 24th International Symposium on Computer Architecture, pp. 108-120, 1997.