Browse > Article

Modeling and Analysing via Formal Logic  

Park, Sa-Choun (경기대학교 전산학과)
Kwon, Gi-Hwon (경기대학교 정보과학부)
Keywords
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Biere, A. Cimatti, E. Clarke, and Y. Zhu, 'Symbolic model checking without BDDs', In Proceeding of Workshop on Tools and Algorithms for the Construction and Analysis of Systems, LNCS, Springer-Verlag, 1999
2 http://www.cs.chalmers.se/Cs/Research/For-mal-Methods/MiniSat/
3 T. Jussila, 'On Bounded Model Checking of Asynchronous System,' PhD thesis, Helsinki University, 2005
4 J. Magee and J. Kramer, Concurrency - State Models and Java Programs, Chichester, John Wiley & Sons, 1999
5 M.W. Moskewicz, C. Madigan, Y. Zhao, L. Zhang and S. Malik, 'Chaff: Engineering an Efficient SAT Solver,' In Proceedings of Design Automation Conference, 2001
6 T. Jussila, K. Heljanko, and I. Niemela, 'BMC via on-the-fly determinization,' In Proceedings of the 1st International Workshop on Bounded Model Checking, 2003
7 T. Jussila, 'BMC via dynamic atomicity analysis,' In Proceedings of the International Conference on Application of Concurrency to System Design, IEEE Computer Society, June 2004
8 E. M. Clarke, O. Grumberg and D. Peled, Model Checking, MIT Press, 1999
9 S. Park and G. Kwon, 'SAT based Verification Tool for Labeled Transition System,' In Proceedings of SERA2007, IEEE Computer Society, pp.221-226, 2007
10 A. Biere, A. Cimatti, E. Clarke, Ofer Strichman, and Y. Zhu, 'Bounded Model Checking', Vol. 58 of Advances in Computers, 2003. Academic Press (preprint)