Browse > Article
http://dx.doi.org/10.3745/KTCCS.2015.4.2.41

A Cache-based Reconfigurable Accelerator in Die-stacked DRAM  

Kim, Yongjoo (한국전자통신연구원 임베디드SW부)
Publication Information
KIPS Transactions on Computer and Communication Systems / v.4, no.2, 2015 , pp. 41-46 More about this Journal
Abstract
The demand on low power and high performance system is soaring due to the extending of mobile and small electronic device market. The 3D die-stacking technology is widely studying for next generation integration technology due to its high density and low access time. We proposed the 3D die-stacked DRAM including a reconfigurable accelerator in a logic layer of DRAM. Also we discuss and suggest a cache-based local memory for a reconfigurable accelerator in a logic layer. The reconfigurable accelerator in logic layer of 3D die-stacked DRAM reduces the overhead of data management and transfer due to the characteristics of its location, so that can increase the performance highly. The proposed system archives 24.8 speedup in maximum.
Keywords
3D; Reconfigurable; Accelerator; TSV; Memory; DRAM; RA; CGRA;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Uksong Kang, Hoe-Ju Chung, Seongmoo Heo, Soon-Hong Ahn, Hoon Lee, Soo-Ho Cha, Jaesung Ahn, DukMin Kwon, Jin Ho Kim, Jae-Wook Lee, Han-Sung Joo, Woo-Seop Kim, Hyun-Kyung Kim, Eun-Mi Lee, So-Ra Kim, Keum-Hee Ma, Dong-Hyun Jang, Nam-Seog Kim, Man-Sik Choi, Sae-Jang Oh, Jung-Bae Lee, Tae-Kyung Jung, Jei-Hwan Yoo, and Changhyun Kim, "8Gb 3D DDR3 DRAM Using Through-Silicon-Via Technology," in ISSCC, pp.129-131, 2009.
2 Tezzaron Semiconductor, www.tezzaron.com/
3 Gabriel H. Loh, "A register-file approach for row buffer caches in die-stacked DRAMs," In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture(MICRO-44 '11). ACM, New York, NY, USA, pp.351-361, 2011.
4 Yongjoo Kim, Jongeun Lee, Aviral Shrivastava, and Yunheung Paek, "Memory Access Optimization in Compilation for Coarse-Grained Reconfigurable Architectures," ACM Transactions on Design Automation of Electronic Systems, Vol.16, No.4, Article 42, 2011.
5 Yongjoo Kim, Jongeun Lee, Aviral Shrivastava, Jonghee W. Yoon, Doosan Cho, and Yunheung Paek, "High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures," IEEE Transactions on Computer-Aided Design of integrated circuits and systems, Vol.30, No.11, Nov., 2011.
6 Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The gem5 simulator. SIGARCH Comput. Archit. News, 39, 2 (May, 2011), pp.1-7.
7 Ke Chen, Sheng Li, Muralimanohar, N., Jung Ho Ahn, Brockman, J.B., and Jouppi, N.P., "CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory," Design, Automation & Test in Europe Conference & Exhibition (DATE), 2012, vol., no., pp.33-38, 12-16 Mar., 2012.
8 Liu, C.C. Ganusov, I. Burtscher, and M. Sandip Tiwari, "Bridging the processor-memory performance gap with 3D IC technology," Design & Test of Computers, IEEE, Vol.22, No.6, pp.556-564, Nov.-Dec. 2005.   DOI
9 Steven J. E. Wilton, and Norman P. Jouppi, "CACTI: An Enhanced Cache Access and Cycle Time Model," IEEE Journal of solid-state circuits, Vol.31, No.5, May, 1996, Online http://www.hpl.hp.com/research/cacti/