1 |
Rau, B.R., Fisher, J.A.: Instruction-level parallel processing: History, overview, and perspective. Journal of Supercomputing 7(1-2), 9-50 (1993).
DOI
|
2 |
ZHONG, H., FAN, K., MAHLKE, S., AND SCHLANSKER, M. 2005. A distributed control path architecture for vliw processors. In Parallel Architectures and Compilation Techniques, 2005. PACT 2005. 14th International Conference on. IEEE, pp.197-206.
|
3 |
HU, J., LI, F., DEGALAHAL, V., KANDEMIR, M., VIJAYKRISHNAN, N., AND IRWIN, M. 2009. Compiler-assisted soft error detection under performance and energy constraints in embedded systems. ACM Transactions on Embedded Computing Systems (TECS) 8, 4, 27.
|
4 |
LEE, J., YOUN, J., LEE, J., AHN, M., AND PAEK, Y. 2012. Dynamic operands insertion for VLIW architecture with a reduced bit-width instruction set. In Parallel Distributed Processing Symposium (IPDPS), 2012 IEEE 26th International. pp.119-130.
|
5 |
Synopsys inc., http://www.synonpsys.com
|
6 |
ZIVOJNOVIC, V., VELARDE, J., SCHLAGER, C., AND MEYR, H. 1994. DSPstone: A DSP-oriented benchmarking methodology. In Proc. of the Intern. Conf. on Signal Processing and Technology.
|