1 |
Ivan E. Sutherland, and Robert F. Sproull, "logical effort: Designing for Speed on the Back of an Envelope", IEEE Adv. Research in VLSI, MIT Press, 1991.
|
2 |
Ivan Sutherland, Bob Sproull, and David Harris, "logical effort: Designing Fast CMOS Circuits", Morgan Kaufmann Pub., 1999.
|
3 |
Seung Ho Lee and Jong Kwon Chang, "On a Logical Path Design for Optimizing Power-delay under a Fixed-delay Constraint", KIPS, Vol.17-A, No1., 2010.
과학기술학회마을
DOI
ScienceOn
|
4 |
B. Lasbouygues, S. Engels, R. Wilson, P. Maurine, N. Azemard, and D. Auvergne, "logical effort model extension to propagation delay representation," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol.25, No.9, pp.1677-1684, September, 2006.
DOI
ScienceOn
|
5 |
Jo Ebergen, Jonathan Gainsley, and Paul Cunningham, "Transistor Sizing: How to Control the Speed and Energy Consumption of a Circuit", Proceedings International Symposium on Advanced Research in Asynchronous Circuits and Systems, IEEE Computer Society Press, 2004.
|
6 |
Chun-Hui Wu, Shun-Hua Lin, Herming Chiueh, "logical effort model extension with temperature and voltage variation", Thermal Investigation of ICs and Systems, 2008.
|
7 |
Haile Yu, Yuk Hei Chan and Leong, P., "FPGA interconnect design using logical effort" Field Programmable Logic and Applications, 2008.
|
8 |
David A. Hodges, Horace G. jackson, and Resve A. Saleh, "Analysis and Design of Digital Integrated Circuits", McGrawHill Pub., 2004.
|