Browse > Article
http://dx.doi.org/10.3745/KIPSTD.2010.17D.6.383

HAMM(Hybrid Address Mapping Method) for Increasing Logical Address Mapping Performance on Flash Translation Layer of SSD  

Lee, Ji-Won (연세대학교 컴퓨터과학과)
Roh, Hong-Chan (연세대학교 컴퓨터과학과)
Park, Sang-Hyun (연세대학교 컴퓨터과학과)
Publication Information
The KIPS Transactions:PartD / v.17D, no.6, 2010 , pp. 383-394 More about this Journal
Abstract
Flash memory based SSDs are currently being considered as a promising candidate for replacing hard disks due to several superior features such as shorter access time, lower power consumption and better shock resistance. However, SSDs have different characteristics from hard disk such as difference of unit and time for read, write and erase operation and impossibility for over-writing. Because of these reasons, SSDs have disadvantages on hard disk based systems, so FTL(Flash Translation Layer) is designed to increase SSDs' efficiency. In this paper, we propose an advanced logical address mapping method for increasing SSDs' performance, which is named HAMM(Hybrid Address Mapping Method). HAMM addresses drawbacks of previous block-mapping method and super-block-mapping method and takes advantages of them. We experimented our method on our own SSDs simulator. In the experiments, we confirmed that HAMM uses storage area more efficiently than super-block-mapping method, given the same buffer size. In addition, HAMM used smaller memory than block-mapping method to construct mapping table, demonstrating almost same performance.
Keywords
Solid State Disks(SSD); Flash Translation Layer; Logical Address Mapping;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Intel Corporation, “Understanding the Flash Translation Layer(FTL) Specification”, Dec. 1998.
2 Amir Ban, “FLASH FILE SYSTEM”, USPTO.5404485, 1995.
3 Aayush Gupta, Youngjae Kim and Bhuvan Urgaonkar, “DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings”, Proceeding of the 14th international conference on Architectural support for programming languages and operating systems, pp.229-240, 2009.
4 http://www.todaysppc.com/mbzine/bbs/zboard.php?id=TipsNManuals&page=1&sn1=&divpage=1&sn=off&ss=on&sc=on&select_arrange=headnum&desc=asc&no=44
5 Eran Gal et al., “Algorithms and Data Structures for Flash Memories”, Vol.37, No.2, pp.138-163, 2005.   DOI   ScienceOn
6 Nitin Agrawal, Vijayan Prabhakaran, Ted Wobber, John D. Davis, Mark Manasse, and Rina Panigrahy, “Design tradeoffs for SSD performance”, In USENIX Annual Technical Conference, 2008.
7 Jeong-Woo Lee, Dong-Ryul Ryu, “SEMICONDUCTOR SOLID STATE DISK CONTROLLER”, USPTO. 20070106836, 2007.
8 Jiwon Lee, Hongchan Roh, Sanghyun Park, “Dual Address Mapping Method for Efficient Wear-Leveling of SSDs”, Proceedings of 1st International Conference on Emerging Databases(EDB2009), pp.29-33, August, 2009.
9 W. W. Hsu, A. J. Smith, and H. C. Young, “I/O reference behavior of production database workloads and the TPC benchmarks - an analysis at the logical level” Technical Report CSD-99-1071, Computer Science Division, University of California, Berkeley, Nov. 1999.
10 http://technet.microsoft.com/en-us/sysinternals/bb896646.aspx
11 http://sourceforge.net/projects/benchmarksql/
12 Jeong-Uk Kang, Heeseung Jo, Jin-Soo Kim and Joonwon Lee, “A Superblock-based Flash Translation Layer for NAND Flash Memory”, Proceedings of the 6th ACM & IEEE International conference on Embedded software, pp.161-170, 2006.
13 Jesung Kim, Jongmin Kim, Sam H. Noh, SangLyul Min and Yookun Cho, “A Space-Efficient Flash Translation Layer for Compactflash Systems”, IEEE Transactions on Consumer Electronics, Vol.48, No.2, pp.366-375, 2002.   DOI   ScienceOn
14 Young-Hyun Bae, “Design of A High Performance Flash Memory-based Solid State Disk”, KIISE, Vol.25, No.6, pp. 18-28, 2007.
15 Jim Gray, Bob Fitzgerald, “Flash Disk Opportunity for Server Applications”, ACM Queue, Vol.6, No.4, pp 18-23, 2008.   DOI
16 Goetz Graefe, Hewlett-Packard Laboratories, “The Five-Minute Rule 20 Years Later: and How Flash Memory Changes the Rules”, ACM QUEUE, Vol.6, Issue 4, pp.40-52, 2008.   DOI
17 Sangwon Lee, Dongjoo Park, Teasun Chung, Dongho Lee, Sangwon Park and Hajoo Song, “A Log Buffer-Based Flash Translation Layer Using Fully Associative Sector Translation,” ACM Transactions on Embedded Computer Systems, Vol.6, No.3, Article No. 18, 2007.