Browse > Article
http://dx.doi.org/10.3745/KIPSTA.2012.19A.2.077

Analysis on the Thermal Efficiency of Branch Prediction Techniques in 3D Multicore Processors  

Ahn, Jin-Woo (전남대학교 전자컴퓨터공학부)
Choi, Hong-Jun (전남대학교 전자컴퓨터공학부)
Kim, Jong-Myon (울산대학교 전기공학부)
Kim, Cheol-Hong (전남대학교 전자컴퓨터공학부)
Abstract
Speculative execution for improving instruction-level parallelism is widely used in high-performance processors. In the speculative execution technique, the most important factor is the accuracy of branch predictor. Unfortunately, complex branch predictors for improving the accuracy can cause serious thermal problems in 3D multicore processors. Thermal problems have negative impact on the processor performance. This paper analyzes two methods to solve the thermal problems in the branch predictor of 3D multi-core processors. First method is dynamic thermal management which turns off the execution of the branch predictor when the temperature of the branch predictor exceeds the threshold. Second method is thermal-aware branch predictor placement policy by considering each layer's temperature in 3D multi-core processors. According to our evaluation, the branch predictor placement policy shows that average temperature is $87.69^{\circ}C$, and average maximum temperature gradient is $11.17^{\circ}C$. And, dynamic thermal management shows that average temperature is $89.64^{\circ}C$ and average maximum temperature gradient is $17.62^{\circ}C$. Proposed branch predictor placement policy has superior thermal efficiency than the dynamic thermal management. In the perspective of performance, the proposed branch predictor placement policy degrades the performance by 3.61%, while the dynamic thermal management degrades the performance by 27.66%.
Keywords
3D Multi-core Processor; Branch Predictor; Hotspot; Dynamic Thermal Management;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Baniasadi and A. Moshovos, "Instruction flow-based front-end throttling for power-aware high-performance processors," In Proceedings of the International Symposium on Low power Electronics and Design, California, USA, Aug., 2001.
2 J. H. Choi, J. H. Kong, E. Y. Chung and S. W. Chung, "A Dual Integer Register File Structure for Temperature-Aware Microprocessor," Journal of KIISE: Computer System and Theory, Vol.35, No.12, pp.540-551, 2008.
3 Chang Joo Lee, Hyesoon Kim, Onur Mutlu, Yale N. Patt, "Performance-Aware Speculation Control using Wrong Path Usefulness Prediction," In Proceedings of the International Symposium on High Performance Computer Architecture, pp.39-49, Salt Lake City, UT, USA, Feb., 2008.
4 A. K. Coskun, A. B. Kahng, T. S. Rosing, "Temperatureand Cost-Aware Design of 3D Multiprocessor Architectures," In Proceedings of 12th Euromicro Conference on Digital System Design and Architectures, Methods and Tools, pp.183-190, Patras, Greece, Aug., 2009.
5 SPEC CPU2000 Benchmarks, available at http://www.specbench.org
6 D. C. Burger, and T. M. Austin, "The SimpleScalar tool set, version 2.0," ACM SIGARCH CAN, Vol.25, No.3, pp.13-25, Jun., 1997.   DOI   ScienceOn
7 S. McFarling, "Combining branch predictors," Technical Report TN-36, Compaq Western Research Lab., June, 1993.
8 K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, "Temperature-Aware Microarchitecture," In Proceedings of the 30th International Symposium on Computer Architecture, pp.2-13, San Diego, CA, USA, June, 2003.
9 D. A. Jimenez, "Fast path-based neural branch prediction," In Proceedings of the 36th Annual International Symposium on Microarchitecture, pp.243-252, San Diego, CA, USA, Dec., 2003.
10 G. H. Loh and D. S. Henry, "Predicting conditional branches with fusion-based hybrid predictors," In Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, pp.165-176, Charlottesville, VA, USA, Sept., 2002.
11 Daniel A. Jimenez, Calvin Lin, "Dynamic Branch Prediction with Perceptron," In Proceedings of the International Symposium on High Performance Computer Architecture, pp.197-206, Nuevo Leone, Mexico, Jan., 2001.
12 C. Torregiani, H. Oprins, B. Vandevelde, E. Beyen, I. De Wolf, "Compact Thermal Modeling of Hot spots in Advanced 3D-Stacked ICs," In Proceedings of Electronics Packaging Technology Conference, pp.131-136, Singapore, Dec., 2009.
13 A. K. Coskun, J. L. Ayala, D. Atienza, T. S. Rosing, and Y. Leblebici, "Dynamic Thermal Management in 3D Multicore Architectures," In Proceedings of Design, Automation & Test in Europe Conference & Exhibition, pp.1410-1415, Nice, France, Apr., 2009.
14 Joyner J.W, Zarkesh-Ha. P, Meindl J.D, "A Stochastic Global Net-length Distribution for a Three-Dimensional System on Chip (3D-SoC)," In Proceedings of the 14th IEEE International ASIC/SOC Conference, pp.147-151, Arlington, VA, USA, Sep., 2001.
15 K. Puttaswamy, G. H. Loh, "Thermal Analysis of a 3D Die Stacked High Performance Microprocessor," In Proceedings of ACM Great Lakes Symposium on VLSI, pp.19-24, Philadelphia, USA, 2006.
16 E. Jacobsen, E. Rotenberg, and J. E. Smith, "Assigning confidence to conditional branch predictions," In Proceedings of the 29th Annual International Symposium on Microarchitecture, pp.142-152, Paris, France, Dec., 1996.
17 Y. Xie, et al., "Design Space Exploration for 3D Architecture," ACM Journal of Emerging Technologies for Computer Systems, Vol.2. No.2, pp.65-103, April, 2006.   DOI
18 J. Donald and M. Martonosi, "Techniques for multicore thermal management: Classification and new exploration," In Proceedings of 33rd International Symposium on Computer Architecture, pp.78-88, Bostone, MA, USA, June, 2006.
19 Ayose Falcon and Jared Stark, "Prophet/Critic Hybrid Branch Predictor," In Proceedings of the 31st Annual International Symposium on Computer Architecture, pp.250-262, Munchen, Germany, June, 2004
20 M. Evers, P.-Y. Chang, and Y. N. Patt, "Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches," In Proceedings of the 23rd Annual International Symposium on Computer Architecture, pp.3-11, Philadelphia, PA, USA, May, 1996