Advanced Architecture using DIAM for Improved Performance of Embedded Processor |
Youn, Jong-Hee
(서울대학교 전기컴퓨터공학부)
Shin, Se-Chul (경북대학교 전자전기컴퓨터공학부) Baek, You-Heung (서울대학교 전기컴퓨터공학부) Cho, Jeong-hun (경북대학교 전자전기컴퓨터학부) |
1 | Xiaotong Zhuang, Tao Zhang, Santosh Pande, Hardware-managed register allocation for embedded processors, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems |
2 | Motorola, Inc., Motorola DSP56300 Family Manual, Revision 3.0, Nov., 2000 |
3 | Guido Araujo, Code generation algorithms for digital signal processors, PhD thesis, Princeton University, June 1997 |
4 | Advanced RISC Machines Ltd., 'An Introduction to THUMB', March, 1995 |
5 | Muresan, R. Gebotys, C. A dynamic programming approach to complex allocation in a DSPpipelined processor, Electrical and Computer Engineering, 2001. Canadian Conference on |
6 | Gary William Gréwal , Charles Thomas Wilson, Mapping reference code to irregular DSPs within the retargetable, optimizing compiler COGEN(T), Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas |
7 | M. Ahn, Y. Paek, Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers. Transactions on High-Performance Embedded Architectures and Compilers, 2(2):40-59, 2007 |
8 | Freescale Semiconductor, Inc., “DSP56600 16-bit Digital Signal Processor Family Manual,” 1996 |
9 | T. Wilson, et. al., “An ILP-based Approach to Code Generaton,” in Code Generation for Embedded Processors, ed. By P. Marwedel, G. Goossens, Kluwer Academic Publishers, 1995 |
10 | ZSP 400 Digital Signal Processor Technical Manual, http://www.zsp.com |
11 | CoWare INC. http://www.coware.com |
12 | Infineon Technologies, http://www.infineon.com |
13 | Motorola, http://www.motorola.com |
14 | OpenCores org., http://www.opencores.org |
15 | S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr., LISA – Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures, In Proc. of the Design Automation Conference (DAC), New Orleans, June, 1999 |
16 | Y. Youn , D. Kim, M. Ahn, Y. Kim,Y. Paek, Orthogonal Instruction Encoding for a 16-bit Embedded Processor with Dynamic Implied Addressing Mode , AHPCN2009 IEEE (accepted) |
17 | A. Hoffmann, A. Nohl, G. Braun, O. Schliebusch, T. Kogel, and H. Meyr., A Novel Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using a Machine Description Language, IEEE Transactions on Computers-Aided Design(TCAD), Nov., 2001 |
18 | D. Patterson, J. Hennessy, Computer Organization and Design–The Hardware/Software Interface, Morgan Kaufmann Publishers, 2005 |
19 | Synopsys Inc. http://www.synonpsys.com |
20 | Soargen framework: Retargetable software toolkit generation, LCTES, Jun 2005 Soargen & reconfigurable architecture, RWTH Aachen University of Technology, Jul 2006 |
21 | Oliver Schliebusch, Andreas Hoffmann, Achim Nohl, Gunnar Braun and Heinrich Meyr, Architecture Implementation Using the Machine Description Language LISA, Design Automation Conference, 2002. Proceedings of 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings. (ASP-DAC 2002) |
22 | SHRIVASTAVA, A., BISWAS, P., HALAMBI, A., DUTT, N., AND NICOLAU, A. 2006. Compilation framework for code size reduction using reduced bit-width isas. ACM Trans. Des. Autom. Electronic Syst. |