Browse > Article
http://dx.doi.org/10.3745/KIPSTA.2009.16-A.2.79

Development of Continuous Capture Test Architecture in the Boundary Scan  

Jhang, Young-Sig (계명문화대학 컴퓨터학부)
Lee, Chang-Hee (계명문화대학 컴퓨터학부)
Publication Information
The KIPS Transactions:PartA / v.16A, no.2, 2009 , pp. 79-88 More about this Journal
Abstract
In boundary scan architecture, test stimuli are shifted in one at a time and applied to the on-chip system logic. The test results are captured into the BSR and are examined by subsequent shifting. In this paper, we developed a continuous capture test architecture and test procedure using TPG based on boundary scan is used to performance test. In this architecture, test patterns of TPG are applied to CUT with system clock rate, and response of CUT is continuously captured by CBSR(Continuous Capture Boundary Scan Register) at the same rate and the captured results is shifted to TDO at the same rate. The suggested a continuous capture test architecture and test procedure is simulated by Altera Max+Plus 10.0. The simulation results shows the accurate operation and effectiveness of the proposed test architecture and procedure.
Keywords
DFT; Boundary Scan; IEEE1149.1; Runtime Test;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M.Abramovici, M.A.Breuer, and A.D. Friedman, Digital System Testing and Testable Design, Compuer Science Press, 1990
2 IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and Boundary Scan Architecture, 1990
3 C. M. Maunder and R. E. Tulloss, 'The Test Access Port and Boundary Scan Architecture,' IEEE Computer Society, 1990
4 C. J. Lin and S. M. Reddy, 'On Delay Fault Testing in Logic Circuits,' IEEE Transaction on CAD, pp.694-703, September, 1987
5 姜秉旭, 安光善 '경계면-스캔 기저 구조를 위한 지연 시험', 대한전자공학회 논문집, 31권 A편 6호, pp.199-208, 1994   과학기술학회마을
6 김태형, 박성주 '지연고장 점검을 위한 효율적인 IEEE 1149.1 바운다리스캔 설계', 전자공학회논문지 38권 SD편 제10호, pp.58-64, 2000
7 L. Whetsel, 'Improved Boundary Scan Design,' IEEE International Test Conference, pp.851-860, 1995   DOI
8 R. G. Bennetts, 'Design of Testable Logic Circuits,' Addison- Wesley Pub., 1983
9 B. R. Wilkins, 'Testing Digital Circuit,' Van Nostrand Reinhold Co, 1986
10 S.Roy, G.Guner, and C.Kwang-Ting, 'Efficient Test Mode Selection and Insertion for RTL-BIST.' in Proc. International Test Conf., pp.263-272, 2000
11 박재홍, 장훈, 송오영 'IEEE 1149.1을 이용한 내장된 자체 테스트 기법의 구현', 한국통신학회논문집, 25권 12호, pp.1912-1923, 2000   과학기술학회마을
12 C. M. Maunder and R. E. Tulloss, 'An Introduction to Boundary Scan Standard ANSI/IEEE std1149.1,' Journal of Electronic Testing, Vol.2, No.1, pp.27-42, 1990   DOI