Browse > Article
http://dx.doi.org/10.3745/KIPSTA.2008.15-A.1.9

Boolean Extraction Technique Using Two-cube Divisors and Complements  

Kwon, Oh-Hyeong (한서대학교 인터넷공학과)
Oh, Im-Geol (한서대학교 인터넷공학과)
Publication Information
The KIPS Transactions:PartA / v.15A, no.1, 2008 , pp. 9-16 More about this Journal
Abstract
This paper presents a new Boolean extraction technique for logic synthesis. This method extracts two-cube Boolean subexpression pairs from each logic expression. It begins by creating two-cube array, which is extended and compressed with complements of two-cube Boolean subexpressions. Next, the compressed two-cube array is analyzed to extract common subexpressions for several logic expressions. The method is greedy and extracts the best common subexpression. Experimental results show the improvements in the literal counts over well-known logic synthesis tools for some benchmark circuits.
Keywords
Logic Systhesis; Global Optimization; Two-cube Boolean Expression;
Citations & Related Records
연도 인용수 순위
  • Reference
1 R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang,'MIS: A Multiple-Level Logic Optimization System,' IEEE Trans. CAD, Vol. 6, No. 6, pp.1062-1081, 1987   DOI   ScienceOn
2 S. Yang,'Logic Synthesis and Optimization Benchmarks User Guide Version 3.0,' Technical Report, Microelectronics Center of North Carolina, 1991
3 R. K. Brayton and C. McMullen,'The Decomposition and Factorization of Boolean Epressions,' Proc. ISCAS, pp.49-54, 1982
4 W.-J. Hsu and W.-Z. Shen,'Coalgebraic Division for Multilevel Logic Synthesis,' Proc. of DAC, pp.438-442, 1992
5 C. Yang and M. Ciesielski,'BDS: A Boolean BDD-Based Logic Optimization System,' IEEE Trans. CAD, Vol. 21, No. 7, pp.866-876, 2002   DOI   ScienceOn
6 D. Wu and J. Zhu,'FBDD: A Folded Logic Synthesis System,' Technical Report TR-07-01-05, University of Toronto, July, 2005
7 O.-H. Kwon,'Boolean Extraction Technique for Multiple-level Logic Optimization,' Proc. ISCAS, Vol. 4, pp.684-687, 2003
8 S. Nagayama and T. Sasao,'Representation of Elementary Functions Using Edge-Valued MDDs,' Proc. of the 37th International Symposium on Multiple-Valued Logic(ISMVL '07), pp.5-11, 2007
9 J. Rajski and J. Vasudevamurthy,'The Testability-Preserving Concurrent Decomposition and Factorization of Boolean Expressions,' IEEE Trans. CAD, Vol. 11, No. 6, pp.778-793, 1992   DOI   ScienceOn
10 D. Wu, and J. Zhu,'BDD-based Two Variable Sharing Extraction,' Proc. ASPDAC, pp.1031-1034, 2005
11 J. Cong and K. Minkovich,'Optimality Study of Logic Synthesis for LUT-Based FPGAs,' IEEE Trans. CAD, Vol. 26, No. 2, pp.230-239, 2007   DOI   ScienceOn
12 E. M. Sentovich, K. J. Singh, C. Moon, H. Savoj, R. K. Brayton, R. K., and A. Sangiovanni-Vincentelli,'Sequential Circuit Design Using Synthesis and Optimization,' Proc. ICCD, pp.328-333, 1992
13 A. C. Ling, P. Singh, and S. D. Brown,'FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiablity,' IEEE Trans. CAD, Vol. 26, No. 7, pp.1196-1210, 2007   DOI   ScienceOn