Browse > Article
http://dx.doi.org/10.3745/KIPSTA.2008.15-A.1.61

A Detachable Full-HD Multi-Format Video Decoder: MPEG-2/MPEG-4/H.264, and VC-1  

Bae, Jong-Woo (명지대학교 정보공학과)
Cho, Jin-Soo (경원대학교 소프트웨어공학부)
Publication Information
The KIPS Transactions:PartA / v.15A, no.1, 2008 , pp. 61-68 More about this Journal
Abstract
In this paper, we propose the VLSI design of Multi-Format Video Decoder (MFD) to support video codec standards such as MPEG-2, MPEG-4, H.264 and VC-1. The target of the proposed MFD is the Full HD (High Definition) video processing needed for the high-end D-TV SoC (System-on-Chip). The size of the design is reduced by sharing the common large-size resources such as the RISC processor and the on-chip memory among the different codecs. In addition, a detachable architecture is introduced in order to easily add or remove the codecs. The detachable architecture preserves the stability of the previously designed and verified codecs. The size of the design is about 2.4 M gates and the operating clock frequency is 225MHz in the Samsung 65nm process. The proposed MFD supports more than Full-HD (1080p@30fps) video decoding, and the largest number of video codec standards known so far.
Keywords
Multi-Format Video Decoder; H.264; VC-1; D-TV SoC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M. Hase, et al., 'Development of Low-power and Real-time VC-1/H.264/MPEG-4 Video Processing Hardware,' Design Automation Conference, pp.637-643, 2007
2 Chih-Da Chien, et al., 'A 252kgates/71mW Multi- Standard Multi-Channel Video Decoder for High Definition Video Applications,' ISSCC Dig. Tech. Papers, pp.282- 283, 2007
3 T. M. Liu, et al., 'A 125μW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications,' JSSC, pp.161-169, 2007
4 T. W. Chen, et al., 'Architecture Design of H.264/AVC Decoder with Hybrid Task Pipelining for High Definition Videos,' IEEE Proc. ISCAS, Vol. 3, pp.2931-2934, 2005
5 C. C. Lin, et al., 'A 160k Gate 4.5kB SRAM H.264 Video Decoder for HDTV Applications,' ISSCC Dig. Tech. Papers, pp.406-407, 2006
6 Y. Hu, et al., 'A High Definition H.264/AVC Hardware Video Decoder Core for Multimedia SoC's,' Proc. ISCE, pp.385-389, 2004
7 H. Y. Kang, et al., 'MPEG4 AVC/H.264 Decoder with Scalable Bus Architecture and Dual Memory Controller,' Proc. ISCAS, Vol. 2, pp.145-148, 2004
8 J. Bae, N. Park and S. Lee, 'Register Array Structure for Effective Edge Filtering Operation of Deblocking Filter,' LNCS, Vol. 4096, pp.805-813, 2006
9 J. Bae, N. Park and S. Lee, 'Quarter-pel Interpolation Architecture in H.264/AVC Decoder,' IPC 2007, pp.224-227, 2007
10 Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC, 2003
11 SMPTE STANDARD VC-1 Compressed Video Bitstream Format and Decoding Process, Approved 2006
12 International Standard, Information technology.Coding of audio-visual objects.Part2: Visual, ISO/IEC 14496-2 Third Edition, 2004