Browse > Article
http://dx.doi.org/10.3745/KIPSTA.2007.14-A.1.047

Low Power TLB System by Using Continuous Accessing Distinction Algorithm  

Lee, Jung-Hoon (경상대학교 전기전자공학부 공학연구원)
Publication Information
The KIPS Transactions:PartA / v.14A, no.1, 2007 , pp. 47-54 More about this Journal
Abstract
In this paper we present a translation lookaside buffer (TLB) system with low power consumption for imbedded processors. The proposed TLB is constructed as multiple banks, each with an associated block buffer and a corresponding comparator. Either the block buffer or the main bank is selectively accessed on the basis of two bits in the block buffer (tag buffer). Dynamic power savings are achieved by reducing the number of entries accessed in parallel, as a result of using the tag buffer as a filtering mechanism. The performance overhead of the proposed TLB is negligible compared with other hierarchical TLB structures. For example, the two-cycle overhead of the proposed TLB is only about 1%, as compared with 5% overhead for a filter (micro)-TLB and 14% overhead for a same structure without continuos accessing distinction algorithm. We show that the average hit ratios of the block buffers and the main banks of the proposed TLB are 95% and 5% respectively. Dynamic power is reduced by about 95% with respect to with a fully associative TLB, 90% with respect to a filter-TLB, and 40% relative to a same structure without continuos accessing distinction algorithm.
Keywords
Memory Hierarchy; Memory Management; TIB; Low Power; Performance Evaluation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. Kin, M. Gupta, and W. H. Mangione-Smith, 'The Filter Cache: An Energy Efficient Memory Structure,' MICRO-97: ACM/IEEE International Symposium on Microarchitecture, Research Triangle Park, NC, pp.184-193, Dec., 1997   DOI
2 T. Juan, T. Lang, and J. Navarro, 'Reducing TLB Power Requirements,' In Proc. of the International Symposium on Low Power Electronics and Design, 1997   DOI
3 M. B. Kamble and K. Ghose, 'Energy-Efficiency of VLSI Cache: A Comparative Study,' in Proc. of the IEEE 10-th. Intl. Conf. On VLSI Design, pp.261-267, Jan., 1997   DOI
4 Jan Edler and Mark D. Hill, 'Dinero IV Trace-Driven Uniprocessor Cache Simulator,' available from Univ. Wis., CS ftp site 1997
5 D. Liu, and C. Svensson, 'Trading Speed for Low Power by Choice of Supply and Threshold Voltages,' IEEE journal of solid state Circuits, Vol.28, No.1, 1993   DOI   ScienceOn
6 I. Kadayif, A. Sivasubramaniam, M. Kandemir, G. Kandiraju, and G. Chen, 'Generating Physical Addresses Directly for saving Instruction TLB Energy Efficiency,' In Proc. of the International Symposium on Microarchitecture, 2002
7 S. Segars, 'Low Power Design Techniques for Microprocessors,' Tutorial Note of the ISSCC, Feb., 2000
8 M B. Kamble and K. Ghose, 'Analytical Energy Dissipation Models for Low Power Caches,' ACM/IEEE Intl Symp. on Low-Power Electronics and Design, Aug., 1997
9 Ghose, K. and Kamble, M.B., 'Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation,' ACM/IEEE Intl Symp. on Low-Power Electronics and Design, pp.70-75, Aug., 1999   DOI
10 Kin, et. al., 'Filtering memory references to increase energy efficiency,' IEEE Transactions on Computers, Vol.49, No. 1, January, 2000   DOI   ScienceOn
11 S. J. E. Wilton, and N. Jouppi, 'An Enhanced Access and Cycle Time Model for On-Chip Caches,' Digital WRL Research Report 93/5, July, 1994
12 K. Ghose and M. B. Kamble, 'Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-Line Segmentation,' Proc. International Symposium on Low Power Electronics and Design, pp.70-75, Aug., 199   DOI
13 Todd M. Austin and Gurindar S. Sohi, 'Hign-bandwidth address translation for multiple-issue processors,' In Proc. of the 32rd ACM Intl Symp. on Computer Architecture, pp. 158-167, May, 1996
14 T. Juan, T. Lang, J. Navarro, 'Reducing TLB Power Requirements,' Int'l Symp. on Low Power Electronics and design, 1997   DOI
15 ARM co., 'ARM1136 Technical Reference Manual,' http://www.arm.com/documentation/ARMProcessor_Cores/, 2003
16 Glenn Reinman and Norm Jouppi, 'An Integrated Cache Timing and Power Model,' Compaq WRL Report, 1999
17 S. Manne, A. Klauser, D. Grunwald, F. Somenzi, 'Low power TLB Design for High Performance Microprocessors,' Univ. of Colorado Technical Report, 1997