Browse > Article
http://dx.doi.org/10.3745/KIPSTA.2005.12A.4.297

A Design of Queue Architecture for Adaptive Routers  

Choi, Yung-Ho (건국대학교 전기공학과)
Park, Neung-Soo (건국대학교 컴퓨터공학부)
Song, Yong-Ho (한양대하교 정보통신대학 미디어통신공학)
Publication Information
The KIPS Transactions:PartA / v.12A, no.4, 2005 , pp. 297-304 More about this Journal
Abstract
This paper proposes DAMQWR and VCDAMQ architectures that enloit the full capabilities of adaptive routing. DAMQWR enables messages in congested channels to route through non-congested channels by using recruit registers while VCDAMQ dynamically assigns resources among virtual channels, resulting in better network traffic control. Through extensive simulations and analysis, this paper evaluates their effects on overall network cost and performance. These proposed queue architectures, VCDAMQ and DAMQWR are shown to appropriately support adaptive routing capability by dynamically and efficiently managing queue and network resources, increasing network performance. The results show that up to $20\%$ higher throughput can be obtained in comparison to traditional DAMQ designs.
Keywords
Networks; Adaptive Router; Queue Architectures;
Citations & Related Records
연도 인용수 순위
  • Reference
1 W. Dally, Virtual channel flow control, IEEE Trans. Parallel Distributed Syst. Vol.3, No.2, pp.194-205, March, 1992   DOI   ScienceOn
2 W. Dally, H. Aoki, Deadlock-free adaptive routing in multicomputer networks using virtual channels, IEEE Trans. Parallel Distributed Syst. Vol.4, No.4, pp.466-475, April, 1993   DOI   ScienceOn
3 Andrew A. Chien, A cost and speed model for k-ary n-Cube wormhole routers, IEEE Trans. Parallel Distributed Syst. Vol.9, No.2, pp.150-162, February, 1998   DOI   ScienceOn
4 J. Kim, Z. Liu, A. Chien, Compressionless routing: a framework for adaptive and fault-tolerant routing, IEEE Trans. Parallel Distributed Syst. Vol.8, No.3, pp.229-244, March, 1997   DOI   ScienceOn
5 M.P. Timothy, Flexible and efficient routing based on progressive deadlock recovery, IEEE Trans. Comput. Vol.48, No.7, July, 1999   DOI   ScienceOn
6 Y. Tamir, L. Frazier, Dynamically-allocated multi-queue buffers for VLSI communication switches, IEEE Trans. Comput. Vol.41, No.6, pp.725-737, June, 1992   DOI   ScienceOn
7 K.V. Anjan, M.P. Timothy, An efficient, fully adaptive deadlock recovery scheme: DISHA, Proceedings of the 22nd International Symposium on Computer Architecture, IEEE Computer Society, Silver Spring, MD, pp.201-210, June, 1995
8 Shubhendu S. Mukherjee, Peter Bannon, L. Steven, Aaron Spink, David Webb, The alpha 21364 network architecture, Symposium on High Performance Interconnects (HOT Interconnects 9), IEEE Computer Society Press, Silver Spring, MD, pp.113-117, August, 2001   DOI
9 L.S. Steven, M.T. Gregory, Optimized routing in the cray T3D, Proceedings of the Workshop on Parallel Computer Routing and Communication, pp.281-294, May, 1994
10 C.B. Stunkel et al., The SP2 high-performance switch, IBM Syst. J. Vol.34, No.2, pp.185-204, 1995   DOI   ScienceOn
11 J. Park, B.W. O'Krafka, S. Vassiliadis, J. Delgado-Frias, Design and evaluation of a DAMQ multiprocessor network with selfcompacting buffers, Proceedings of Supercomputing'94, pp.713-722, 1994
12 M. Galles, Spider: a high speed network interconnect, IEEE Micro, pp.34-39, February, 1997   DOI   ScienceOn
13 F. Petrini, Wu chun Feng, Adolfy Hoisie, Salvador Coli, Eitan Frachtenberg, The quadrics network high-performance clustering technology, IEEE Micro, Vol.22, No.1, pp.2-13, January, 2002   DOI   ScienceOn
14 R. Sivaram, C.B. Stunkel, D.K. Panda, A high-performance switch architecture using input queueing, Proceedings of the IPPS/SPDP, IEEE Computer Society Press, Silver Spring, MD, pp.134-143, March, 1998   DOI
15 M.P. Timothy, Yungho Choi, Mongkol Raksapatcharawong. Architecture and optoelectronic implementation of the WARRP router, Proceedings of the 5th Symposium on Hot Interconnects, IEEE Computer Society, Silver Spring, MD, pp.181-189, August, 1997
16 P. Goli, V. Kumar, Performance of a crosspoint buffered ATM switch fabric, Proceedings of INFOCOM'92, pp.3D.1.1-3D.1.10, 1992   DOI
17 N. Ni, M. Pirvu, L. Bhuyan, Circular buffered switch design with wormhole routing and virtual channels, Proceedings of the International Conference on Computer Design, pp.466-473, 1998   DOI
18 J. Ding, L.N. Bhuyan, Performance evaluation of multistage interconnection networks with finite buffers, Proceedings of 1991 International Conference on Parallel Processing, Vol.1, pp.592-599, 1991
19 Li-Shiuan Peh, W. Dally, A delay model for router microarchitectures, IEEE Micro Vol.21, No.1, pp.26-34, Jan., 2001   DOI   ScienceOn
20 SMART Interconnects Group. Flexsim 1.2 Simulator, University of Southern California, 1997; www.usc.edu/dept/ceng/pinkston/SMART.html
21 L.S. Steven, M.T. Gregory, The cray T3E network: adaptive routing in a high performance 3D torus, Proceedings of the Symposium on Hot Interconnects, IEEE Computer Society, Silver Spring, MD, pp.147-156, August, 1996