[KSCI] Korea Science Citation Index Service

http://dx.doi.org/10.3745/KIPSTA.2002.9A.3.281

Implementation of a LSB-First Digit-Serial Multiplier for Finite Fields GF(2^m)

Kim, Chang-Hun (Dept.of Computer Information Engineering, Graduate School of Daegu University)
Hong, Chun-Pyo (Dept.of Information Communication Engineering, Daegu University)
U, Jong-Jeong (Dept.of Computer Information, Sungshin Women's University)

Publication Information

The KIPS Transactions:PartA / v.9A, no.3, 2002 , pp. 281-286 More about this Journal

Abstract

In this paper we, implement LSB-first digit-serial systolic multiplier for computing modular multiplication $A({\times})B$ mod G $({\times})$ in finite fields GF $(2^m)$ . If input data come in continuously, the implemented multiplier can produce multiplication results at a rate of one every [m/L] clock cycles, where L is the selected digit size. The analysis results show that the proposed architecture leads to a reduction of computational delay time and it has more simple structure than existing digit-serial systolic multiplier. Furthermore, since the propose architecture has the features of regularity, modularity, and unidirectional data flow, it shows good extension characteristics with respect to m and L.

Keywords

VLSI; Digit-Serial Architecture; Finite Field Multiplier; Cryptography; Systolic Array; Finite Field Arithmetic;

Citations & Related Records

Reference

1	J. H. Guo and C. L. Wang, 'Digit-Serial Systolic Multiplier for Finte Field $GF (2^m)$ ,' IEEE Proc.-Comput. Digit. Tech, Vol.145, No.2, pp.143-148, March, 1998 DOI ScienceOn
2	C. H. Kim, S. D. Han and C. P. Hong, 'An Efficient Digit-Serial Systolic Multiplier for Finite Fields $GF (2^m)$ ,' Proc. on 14th Annual IEEE International ASIC/SOC Conference, pp.12-15, Sept, 2001 DOI
3	R. E. Blahut, 'Theory and Practice of Error Control Codes,' Addison-Wesley, MA, 1983
4	B. Schneier, 'Applied Cryptography,' Wiley, 1996
5	C. L. Wang and J. L. Lin, 'Systolic Array Implementation of Multipliers for Finite Field $GF (2^m)$ ,' IEEE Trans. on Circuits and Syst, Vol.38, No.7, pp.796-800, July, 1991 DOI ScienceOn
6	S. K. Jain, L. Song, and K. K. Parhi, 'Efficient Semi-Systolic Architectures for Finite Field Arithmetic,' IEEE Trans. on VLSI System, Vol.6, No.1, pp.101-113, March, 1998 DOI ScienceOn
7	R. Hartley and P. F. Corbett, 'Digit-Serial Processing Techniques,' IEEE Trans. CAS-37, Vol.37, No.6, pp.707-719, June, 1990 DOI ScienceOn
8	N. Weste, and K. Eshraghian, Principles of CMOS VLSI design : A System Perspective, Addison Wesley, Reading, MA, 1985
9	S. Y. Kung, 'VLSI Array Processors,' Englewood Cliffs, NJ : Prentice Hall, 1988
10	W. F. Lee, 'VHDL Coding and Logic Synthesis with Synopsis,' Academic Press, 2000

KSCI

Implementation of a LSB-First Digit-Serial Multiplier for Finite Fields GF(2m) 유한 필드 GF(2m)상에서의 LSB 우선 디지트 시리얼 곱셈기 구현

Implementation of a LSB-First Digit-Serial Multiplier for Finite Fields GF(2^m)