1 |
J. H. Guo and C. L. Wang, 'Digit-Serial Systolic Multiplier for Finte Field ,' IEEE Proc.-Comput. Digit. Tech, Vol.145, No.2, pp.143-148, March, 1998
DOI
ScienceOn
|
2 |
C. H. Kim, S. D. Han and C. P. Hong, 'An Efficient Digit-Serial Systolic Multiplier for Finite Fields ,' Proc. on 14th Annual IEEE International ASIC/SOC Conference, pp.12-15, Sept, 2001
DOI
|
3 |
R. E. Blahut, 'Theory and Practice of Error Control Codes,' Addison-Wesley, MA, 1983
|
4 |
B. Schneier, 'Applied Cryptography,' Wiley, 1996
|
5 |
C. L. Wang and J. L. Lin, 'Systolic Array Implementation of Multipliers for Finite Field ,' IEEE Trans. on Circuits and Syst, Vol.38, No.7, pp.796-800, July, 1991
DOI
ScienceOn
|
6 |
S. K. Jain, L. Song, and K. K. Parhi, 'Efficient Semi-Systolic Architectures for Finite Field Arithmetic,' IEEE Trans. on VLSI System, Vol.6, No.1, pp.101-113, March, 1998
DOI
ScienceOn
|
7 |
R. Hartley and P. F. Corbett, 'Digit-Serial Processing Techniques,' IEEE Trans. CAS-37, Vol.37, No.6, pp.707-719, June, 1990
DOI
ScienceOn
|
8 |
N. Weste, and K. Eshraghian, Principles of CMOS VLSI design : A System Perspective, Addison Wesley, Reading, MA, 1985
|
9 |
S. Y. Kung, 'VLSI Array Processors,' Englewood Cliffs, NJ : Prentice Hall, 1988
|
10 |
W. F. Lee, 'VHDL Coding and Logic Synthesis with Synopsis,' Academic Press, 2000
|