Browse > Article
http://dx.doi.org/10.3745/KIPSTC.2004.11C.3.337

Multi-thread Scheduling for the Network Processor  

Yim, Kang-Bin (순천향대학교 정보보호학과)
Park, Jun-Ku (디지털스트림테크놀로)
Jung, Gi-Hyun (아주대학교 전자공학)
Choi, Kyung-Hee (아주대학교 정보 및 컴퓨터공학부)
Publication Information
The KIPS Transactions:PartC / v.11C, no.3, 2004 , pp. 337-344 More about this Journal
Abstract
In this paper, we propose a thread scheduling algorithm for faster packet processing on the network processors with multithreaded multiprocessor architecture. To implement the proposed algorithm. we derived several basic parameters related to the thread scheduling and included a new parameter representing the packet contents and the multithreaded architecture. Through the empirical study using a simulator, we proved the proposed scheduling algorithm provides better throughput and load balancing compared to the general thread scheduling algorithm.
Keywords
Network Processor; Multi-processor; Multithreaded; Scheduling; Thread Scheduling;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 C. Polychronopoulos and D. Kuck, 'Guided Self-Scheduling : Practical Scheduling Scheme for Parallel Supercomputers,' IEEE Transactions on Computers, Vol.C-36, No.12, pp.1425-1439, December, 1987   DOI   ScienceOn
2 Ten H. Tzen and Lionel M. Ni, 'Trapezoid Self-Scheduling: Practical Scheduling Scheme for Parallel Supercomputers,' IEEE Transactions on Parallel and Distributed Systems, Vol.4, No.1, pp.87-98, January, 1993   DOI   ScienceOn
3 Nie, X., Gazsi, L., Engel, F., Fettweis, G., 'A New Network Processor Architecture for High-Speed Communications,' Proc. of IEEE Workshop on Signal Processing Systems, Taipei/Taiwan, Oct., 1999   DOI
4 Niraj Shah, Kurt Keutzer, 'Network Processors : Origin of Species,' Proceedings of ISCIS XVII, The Seventeenth International Symposium on Computer and Information Sciences, October, 2002
5 V. Srinivasan and G. Varghese and S. Suri and M. Waldvogel, 'Fast and Scalable Layer four Switching,' Proceedings of ACM SIGCOMM, pp.191-202, 1998   DOI
6 Intel IXP1200 Network Processor Family, Hardware Reference Manual, Intel Corp. December, 2001
7 National Laboratory for Applied Network Research, http://www.nlanr.net
8 Intel IXP1200 Network Processor Family, Development Tools user's Guide, Intel, December, 2001
9 A. Campbell, H. De Meet, M. Kounavis, K. Miki, J. Vicente, and D. Villela, 'A Survey of Programmable Networks,' ACM Computer Communications Review, April, 1999   DOI
10 P. Crowley, M. E. Fiuczynski, J.-L. Baer and B. N. Bershad, 'Characterizing processor architectures for programmable network interfaces,' Proceedings of the International Conference on Supercomputing, 2000   DOI
11 T. Wolf and M. A. Franklin, 'Locality-aware predictive scheduling for network processors,' Proc. of IEEE international Symposium of Performance Analysis of Systems and Software(ISPASS), Tucson, AZ, Nov., 2001
12 D. J. Lilja, 'Exploiting the Parallelism Available in Loops,' IEEE Computer, Vol.27, No.2, pp.13-26, 1994   DOI   ScienceOn
13 K. P. Hung, N. H. C. Yung, and Y. S. Cheung, 'Multithreaded self-scheduling : Application of multithreading on loop scheduling for distributed shared memory multiprocessor,' IEEE International Conference on Algorithms and Architectures for Parallel Processing, Brisbane, Australia, April, 1995   DOI
14 S. Baruah, J. Gehrke and C. G. Plaxton, 'Fast scheduling of periodic tasks on mutiple resources,' Proc. of the 9th International Parallel Processing Symposium, pp.280-288, Apr., 1995   DOI