Browse > Article
http://dx.doi.org/10.3745/KIPSTC.2003.10C.4.485

A Grouped Input Buffered ATM switch for the HOL Blocking  

Kim, Choong-Hun (Univ. of Texas, Arlington 대학원)
Son, Yoo-Ek (계명대학교 컴퓨터공학과)
Publication Information
The KIPS Transactions:PartC / v.10C, no.4, 2003 , pp. 485-492 More about this Journal
Abstract
This paper presents a new modified input buffered switch, which called a grouped input buffered (GIB) switch, to eliminate the influence of HOL blocking when using multiple input buffers in ATM switches. The GIB switch consists of grouped sub switches per a network stage. The switch gives extra paths and buffered switching elements between groups for transferring the blocked cells. As the result, the proposed model can reduce the effect by the HOL blocking and thereafter it enhances the performance of the switch. The simulation results show that the proposed scheme has good performance in comparison with previous works by using the parameters such as throughput, cell loss, delay and system power.
Keywords
ATM(Asynchronous Transfer Mode); Input-buffered Switch; Multistage Interconnection Network, MIN; Head of Line Blocking;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M. J. Karal, M. G. Hluchyi, S. P. Morgan, 'Input Versus Output Queuing on a space-division Packet Switch,' IEEE Transactions on Comm., VoI.COM-35, No.12, pp.1374-1356, Dec., 1987
2 Y. C. Jenq, 'Performance Analysis of A Packet Switch based on Single Buffered Banyan Network,' IEEE Journal on Selected Areas in Communications, VoI.SAC-7, No.7, pp.1091-1021, Dec., 1983
3 M. Hun, G. Wang, S. Jia, 'Queuing Analysis of Buffered ATM Switches,' Communication Technology Proceedings, ICCT '96, Vol.1, pp.517-520, 1996   DOI
4 H. Diab, H. Tabbara, N. Mansour, 'Simulation of dynamic input buffer space in multistage interconnection networks,' Advances in Engineering Software 31, pp.13-24, 2000   DOI   ScienceOn
5 L. K. Goke, G. J. Lipovski, 'Banyan networks for Partitioning Multiprocessing Systems,' Proc. of 1st Annual Symp, on Compo Architecture, pp.21-28, Dec., 1973   DOI
6 H. Ahmadi, W. Denzel, 'A Survey of Modem High Performance Switching Technology,' IEEE Journal on Selected Areas in Communication(7), pp.1091-1103, Sep., 1989   DOI   ScienceOn
7 W. Stallings, DATA AND COMMUNICATIONS, PrenticeHall, 5th edition, 1997
8 M. Hamdi, 'Performance Evaluation of ATM Switches Under Various Traffic and Buffering Schemes,' Proc. of IEEE Globecom '95, pp.828-832, Nov., 1995   DOI
9 H. S. Kim, 'Design and performance of Multinet switch: a multistage ATM switch architecture with partially shared buffers,' IEEE/ACM Transactions on Networking, Vol. 2, No.6, pp.571-580, Dec., 1994   DOI   ScienceOn
10 D. E. McDysan, Darren L. Spohn, ATM Theory and Applicalion, McGraw-Hill, 1994
11 C. KoIias, L. Kleinrock, 'The Dual-Banyan(DB) Switch: A High-Performance Buffered-Banyan ATM Switch,' Proceedings of ICC97, pp.770-776, 1997   DOI
12 H. Kim, A. Leon-Garcia, 'Performance of buffered Banyan networks under nonuniform traffic patterns,' Proc. of IEEE Infocom '88, pp.4A.4.1-4A.4.10, 1988.   DOI
13 H. Y. Kim, C. H. Oh, A. Ahmad and K. S. Kim, 'Performance Comparison of High Speed Input-Buffered ATM Switches,' Proceedings of IEEE ATM '97 Workshop, Lisbon, Portugal, pp.505-513, May, 1997   DOI
14 Guogen Zhang, William G. Bulgren, Victor L. Wallace, 'A Performance Model of Space-Division ATM Switches with Input and Output Queueing,' IEEE Proceeding of the 29th Annual Hawaii International Conference on System Science, pp.72-79, 1996   DOI
15 F. A. Tobagi, 'Fast Packet Switch Architectures For Broadband Integrated Services Digital Networks,' Proceedings of the IEEE, Vol.78, No.1, pp.133-167, Jan., 1990   DOI   ScienceOn
16 E. W. Zegura, 'Architectures for ATM Switching Systems,' IEEE Communications Magazine, Vol.31 , No.2, pp.28-37, Feb., 1993   DOI   ScienceOn