Implementation of Fixslicing AES-CTR Speed Optimized Using Pre-Computed on 32-Bit RISC-V
![]() |
Eum, Si-Woo
(Hansung University)
Kim, Hyun-Jun (Hansung University) Sim, Min-Joo (Hansung University) Song, Gyeong-Ju (Hansung University) Seo, Hwa-Jeong (Hansung University) |
1 | P.Schwabe and K.Stoffelen, "All the AES You Need on Cortex-M3 and M4," In Selected Areas in Cryptography, pp. 180-194, Aug. 2016. |
2 | A.Adomnicai and T.Peyrin, "Fixslicing AES-like ciphers: New bitsliced AES speed records on ARM-Cortex M and RISC-V," IACR-ePrint 2020-1123, Oct. 2020. |
3 | C.Rebeiro D.Selvakumar and A.S.L. Devi, "Bitslice Implementation of AES," CANS 2006: Cryptology and Network Security, pp. 203-212, Dec. 2006. |
4 | W.Diffie and M.Hellman. "Privacy and Authentication: An Introduction to Cryptography," Proceedings of the IEEE, pp. 397-427, Dec. 1979. |
5 | A. Waterman, Y.Lee, D.Patterson, and K. Asanovi'c, "The risc-vinstruction set manual, volume i: Baseuser-level isa," UCB/EECS-2011-62 116, UCBerkeley Tech., May. 2011. |
6 | A. Waterman and K.Asanovi'c, "The RISC-V Instruction Set Manual Volume I: User-Level ISA Document Version 2.2," UCBerkeley Tech., May. 2017. |
7 | J.Daemen and V.Rijmen, "Reijndael: The Advanced Encryption Standard," Dr. Dobb's Journal, Mar. 2002. |
![]() |