Browse > Article
http://dx.doi.org/10.13089/JKIISC.2021.31.3.309

Efficient ARIA Cryptographic Extension to a RISC-V Processor  

Lee, Jin-jae (Pusan National University)
Park, Jong-uk (Pusan National University Internet of Things Research Center)
Kim, Min-jae (Pusan National University)
Kim, Ho-won (Pusan National University)
Publication Information
Journal of the Korea Institute of Information Security & Cryptology / v.31, no.3, 2021 , pp. 309-322 More about this Journal
Abstract
In this study, an extension instruction set for high-speed operation of the ARIA block cipher algorithm on RISC-V processor is added to support high-speed cryptographic operation on low performance IoT devices. We propose the efficient ARIA cryptographic instruction set which runs on a conventional 32-bit processor. Compared to the existing software cryptographic operation, there is a significant performance improvement with proposed instruction set.
Keywords
RISC-V; ARIA; ISA;
Citations & Related Records
연도 인용수 순위
  • Reference
1 D. Canright. "A very compact S-box for AES," International Workshop on Cryptographic Hardware and Embedded Systems. Springer, Berlin, Heidelberg, pp. 441-455, Sep. 2005.
2 J. Wolkerstorfer, E. Oswald, and M. Lamberger, "An ASIC implementation of the AES SBoxes," Cryptographers' Track at the RSA Conference. Springer, Berlin, Heidelberg, pp. 67-78, Feb. 2002.
3 Akashi Satoh, Sumio Morioka, and et al, "A compact Rijndael hardware architecture with S-box optimization," International Conference on the Theory and Application of Cryptology and Information Security, Springer, Berlin, Heidelberg, vol. 2248, pp. 239-254, Nov. 2001.
4 Hodjat, Alireza, et al. "A 3.84 Gbits/s AES Crypto Coprocessor with Modes of Operation in a 0.18-㎛ CMOS Technology," Proceedings of the 15th ACM Great Lakes symposium on VLSI, pp. 60-63, Apr. 2005.
5 Tehrani, Etienne, et al. "RISC-V Extension for Lightweight Cryptography," 2020 23rd Euromicro Conference on Digital System Design (DSD), pp. 222-228, Aug. 2020.
6 AKDEMIR, Kahraman, and et al. "Breakthrough AES performance with intel AES new instructions White paper," Jun. 2010.
7 STOFFELEN, Ko. "Efficient cryptography on the RISC-V architecture," International Conference on Cryptology and Information Security in Latin America, Springer, Cham, pp. 323-340, Sep. 2019.
8 T. Fritzmann, G. Sigl, J. Sepulveda, "RISQ-V: Tightly Coupled RISC-V Accelerators for Post-Quantum Cryptography," ACR Transactions on Cryptographic Hardware and Embedded Systems, vol. 2020, pp. 239-280, Aug. 2020.
9 KISA ,"block cipher algorithm ARIA specification," https://seed.kisa.or.kr/kisa/Board/19/detailView.do, Feb. 2021.
10 RISC-V ,RISC-V ISA Specifications, https://riscv.org/technical/specifications/, Feb. 2021.
11 R. Atri, P. K. Dubey, and et al, "Efficient Rijndael encryption implementation with composite field arithmetic," In CHES2001, vol. 2162, pp. 171-184, Sep. 2001.
12 Sang-Woo Lee, Sang-Jae Moon, and Jeong-Nyeo Kim, "High-Speed Hardware Architectures for ARIA with Composite Field Arithmetic and Area-Throughput Trade-Offs," ETRI journal, vol. 30, pp. 707-717, Oct. 2008.   DOI
13 SPIKE, RISC-V ISA Simulator, https://github.com/riscv/riscv-isa-sim, Feb. 2021.
14 LLVM ,LLVM compiler, https://llvm.org, Feb. 2021.
15 E. omer, D.A. Osvik, and A. Shamir, "Efficient Cache Attacks on AES, and Countermeasures," Journal of Cryptology, vol. 23, no. 1, pp. 37-71, Jul. 2010   DOI