Browse > Article
http://dx.doi.org/10.13089/JKIISC.2014.24.1.51

A Segmented Leap-Ahead LFSR Pseudo-Random Number Generator  

Park, Young-Kyu (Division of Electronics, Information and Communications Engineering, kangwon National University)
Kim, Sang-Choon (Division of Electronics, Information and Communications Engineering, kangwon National University)
Lee, Je-Hoon (Division of Electronics, Information and Communications Engineering, kangwon National University)
Publication Information
Journal of the Korea Institute of Information Security & Cryptology / v.24, no.1, 2014 , pp. 51-58 More about this Journal
Abstract
A LFSR is commonly used for various stream cryptography applications to generate random numbers. A Leap-ahead LFSR was presented to generate a multi-bits random number per cycle. It only requires a single LFSR and it has an advantages in hardware complexity. However, it suffers from the significant reduction of maximum period of the generated random numbers. This paper presents the new segmented Leap-ahead LFSR to solve this problem. It consists of two segmented LFSRs. We prove the efficiency of the proposed segmented architecture using the precise mathematical analysis. We also demonstrate the proposed comparison results with other counterparts using Xinilx Vertex5 FPGA. The proposed architecture can increase 2.5 times of the maximum period of generated random numbers compared to the typical Leap-ahead architecture.
Keywords
LFSR; Galois; Pseudo-random number generator;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. C. Lin, S. J. Chen, and y. H. Hu, "Cycle-efficient LFSR implementation on word-based micro-architecture," IEEE Trans. on Computers, 62(4), pp. 832-838, Apr. 2013.   DOI
2 J. Glossner et al., "A software-defined communications baseband design," Proc. IEEE Comm. Magazine, 41(1), pp. 120-128, 2003.
3 X. Gu and M. Zhang, "Uniform random unber generator using Leap-ahead LFSR architecture," Proc. of ICCCS 2009, pp. 150-154, 2009.
4 A. K. Panda, P. Rajput and B. Shukla, "FPGA implementation of 8, 16 and 32 bit LFSR with maximum length feedback polynomial using VHDL," Proc. of CSNT 2012, pp. 769-771, 2012
5 N. M. Thamrin, G. Witjaksono, A. Nuruddin and M. S. Abdullah, "An enhanced hardware-based hybrid random number generator for cryptosystem," Proc. of ICIME2009, pp. 152-156, 2009
6 P. L'Ecuyer, "Random numbers for simulation," Communications of the ACM, 33(10), pp. 85-97, 1990   DOI
7 J. H. Lee, M. J. Jeon, and S. C. Kim, "Uniform random number generator using Leap-ahead LFSR architecture," Proc. of ASEA and DRBC, pp. 28-2, 2012.