1 |
A. Halbutogullari and C.K. Koc, "Mastrovito Multiplier for General Irreducible Polynomials," IEEE Trans. Computers, vol. 49, no. 5, pp. 503-518, May 2000
DOI
ScienceOn
|
2 |
A. Reyhani-Masoleh and M.A. Hasan, "Low Complexity Bit Parallel Architectures for polynomial Basis Multiplication over GF()" IEEE Trans. Computers, vol. 53, no. 8, pp. 945-958, Aug. 2004
DOI
ScienceOn
|
3 |
E.D. Mastrovito, "VLSI Architectures for Computation in Galois Fields," Ph.D. Thesis, Linkoping, Sweden, 1991
|
4 |
F. Rodriguez and C.K. Koc, "Parallel Multipliers Based on Special Irreducible Pentanomials," IEEE Trans. Computers, vol. 52, no. 12, pp. 1535-1542, Dec. 2003
DOI
ScienceOn
|
5 |
T. Zhang and K.K. Parhi, "Systematic Design of Original and Modified Mastorvito Multipliers for General Irreducible Polynomials," IEEE Trans. Computers, vol. 50, no. 7, pp. 734-748, July 2001
DOI
ScienceOn
|
6 |
H. Wu, "Bit-Parallel Finite Field Multiplier and Squarer Using Polynomial Basis," IEEE TransComputer. s, vol. 51, no. 7, pp. 750-758, July 2002
DOI
ScienceOn
|
7 |
H. Wu, "Bit-Paralle polynomial Basis Multiplier for New Classes of Finite Fields," IEEE Trans. Computers, vol. 57, no. 8, pp. 1023-1031, Aug. 2008
DOI
ScienceOn
|