Browse > Article
http://dx.doi.org/10.13089/JKIISC.2008.18.5.93

Enhanced and Practical Alignment Method for Differential Power Analysis  

Park, Jea-Hoon (Kyungpook National University)
Moon, Sang-Jae (Kyungpook National University)
Ha, Jae-Cheol (Hoseo University)
Lee, Hoon-Jae (Dongseo University)
Publication Information
Journal of the Korea Institute of Information Security & Cryptology / v.18, no.5, 2008 , pp. 93-101 More about this Journal
Abstract
Side channel attacks are well known as one of the most powerful physical attacks against low-power cryptographic devices and do not take into account of the target's theoretical security. As an important succeeding factor in side channel attacks (specifically in DPAs), exact time-axis alignment methods are used to overcome misalignments caused by trigger jittering, noise and even some countermeasures intentionally applied to defend against side channel attacks such as random clock generation. However, the currently existing alignment methods consider only on the position of signals on time-axis, which is ineffective for certain countermeasures based on time-axis misalignments. This paper proposes a new signal alignment method based on interpolation and decimation techniques. Our proposal can align the size as well as the signals' position on time-axis. The validity of our proposed method is then evaluated experimentally with a smart card chip, and the results demonstrated that the proposed method is more efficient than the existing alignment methods.
Keywords
Side-Channel Attack; Signal Alignment Method; Random Clock Countermeasure; Interpolation; Decimation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M. Akkar, and C. Giraud, "An Implementation of DES and AES, Secure against Some Attacks", Springer-Verlag, Workshop on Cryptographic Hardware and Embedded Systems-CHES'01, LNCS 2162, pp. 309-318, 2001
2 C. Herbst, E. Oswald, and S. MangardAn, "AES Smart Card Implementation Resistant to Power Analysis Attacks", Springer-Verlag, The 4th International Conference on Applied Cryptography and Network Security-ACNS'06, LNCS 3989, pp. 239-252, 2006
3 M. Akkar, and L. Goubin, "A Generic Protection against High-Order Differential Power Analysis", Springer-Verlag, The 10th annual Fast Software Encryption workshop-FSE'03, LNCS 2887, pp. 192-205, 2003
4 J. Ha, C. Kim, S. Moon, I. Park, and H. Yoo, "Differential Power Analysis on Block Cipher ARIA", Springer-Verlag, In the International Conference on High Performance Computing and Communications-HPCC'05, LNCS 3726, pp. 541-548, 2005
5 O. K¨ommerling, and M. G. Kuhn, "Design Principles for Tamper-Resistant Samrtcard Processors", The Proceedings of the USENIX Workshop on Smartcard Technology-Smartcard'99, pp. 9-20, 1999
6 P. Kocher, J. Jae, and B. Jun, "Differential power analysis", Springer-Verlag, In Advances in Cryptology-CRYPTO'99, LNCS 1666, pp. 388-397, 1999
7 D. Kwon, J. Kim, S. Park, S. Sung, Y. Sohn, J. Song, Y. Yeom, E. Yoon, S. Lee, J. Lee, S. Chee, D. Han, and J. Hong, "New Block Cipher ：ARIA", Springer-Verlag, In Information Security and Cryptology-ICISC'03, LNCS 2971, pp. 432-445, 2003
8 NSRI, NSRI anounces that ARIA v. 1.0 has been presented as a standard block cipher in Korea. June, 2004, Available from http： //www.nsri.re.kr/ARIA/
9 J. Bl¨omer, J. Guajardo, and V. Krummel, "Provably Secure Masking of AES", Springer-Verlag, The 11th International Workshop on Selected Areas in Cryptography-SAC'04, LNCS 3357, pp. 69-83, 2005
10 E. Oswald, S. Mangard, N. Pramstaller, and V. Rijmen, "A Side-Channel Analysis Resistant Description of the AES S-box", Springer- Verlag, The 12th Fast Software Encryption workshop-FSE'05, LNCS 3557, pp. 413-423, 2005
11 M. Bucci1, L. Giancane, R. Luzzi, and A. Trifiletti, "Three-Phase Dual-Rail Pre-charge Logic", Springer-Verlag, Workshop on Cryptographic Hardware and Embedded Systems- CHES'06, LNCS 4249, pp. 232-241, 2006
12 N. Homma, S. Nagashima, Y. Imai, T. Aoki, and A. Satoh, "High-Resolution Side-Channel Attack Using Phase-Based Waveform Matching", Springer-Verlag, Workshop on Cryptographic Hardware and Embedded Systems-CHES'06, LNCS 4249, pp. 187-200, 2006
13 Z. Chen, and Y. Zhou, "Dual-Rail Random Switching Logic：A Countermeasure to Reduce Side Channel Leakage", Springer-Verlag, Workshop on Cryptographic Hardware and Embedded Systems-CHES'06, LNCS 4249, pp. 242-254, 2006