Browse > Article
http://dx.doi.org/10.13089/JKIISC.2007.17.5.65

High-Order Differential Side Channel Analysis Attacks on Masked Hardware Implementations  

Kim, Chang-Kyun (National Security Research Institute)
Park, Il-Hwan (National Security Research Institute)
Yoo, Hyung-So (Kyungpook National University)
Publication Information
Journal of the Korea Institute of Information Security & Cryptology / v.17, no.5, 2007 , pp. 65-72 More about this Journal
Abstract
In this paper, we investigate the several different types of higher-order differential side channel analysis (DSCA) attacks. We present that some of exiting higher-order DSCA attacks have some practical problem applying to two masked intermediate values being parallel processed. In order to solve this problem we propose a new higher-order DSCA attack using an efficient and simple preprocessing function. Using the proposed preprocessing function we clearly show that 2nd-order DSCA attacks are still a practical threat fur masked hardware implementations.
Keywords
High-order DSCA; ARIA; FPGA;
Citations & Related Records
연도 인용수 순위
  • Reference
1 F. Standaert, S. Ors, and B. Preneel, 'Power Analysis of an FPGA Implementation of Rijndael: Is Pipelining a DPA Countermeasure?,' In CHES'04, LNCS 3156, pp. 30-44, Springererlag, 2004
2 E. Trichina, D. D. Seta, and L. Germani. 'Simplified adaptive multiplicative masking for AES,' In CHES'02, LNCS 2535, pp. 187-197, Springer-Verlag, 2003
3 S. Chari, C. Jutla, J. Rao, and P. Rohatgi, 'Towards Sound Approaches to Counteract Power-Analysis Attacks', 'In CRYPTO'99, LNCS 1666, pp. 398-412. Springer-Verlag, 1999
4 T. Messerges, 'Using Second-Order Power Analysis to Attack DPA Resistant Software,'' In CHES'00, LNCS 1965, pp. 238-251, Springer-Verlag, 2004
5 F.X. Standaert, E. Peeters, and J.J. Quisquater, 'On the Masking Countermeasure and Higher-Order Power Analysis Attacks,' In ITCC'05, Vol1, pp. 562-567, IEEE Computer Society, 2005
6 P. Kocher, J. Jaffe and B.Jun, 'Differential Power Analysis,' CRYPTO'99, LNCS 1666, pp.388-397, Springer-Verlag, 1999
7 K. Tiri and I. Verbauwhede, 'A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation,' In DATE'04, pp. 246-251, 2004
8 T. Messerges, E. A. Dabbish and L. Puhl, 'Method and appara- tus for preventing information leakage attacks on a microelectronic assembly,' U.S. Patent 6,295,606 B1, Sep. 2001
9 T. S. Messerges, 'Securing the AES finalists against power analysis attacks, In FSE'00, LNCS 1978, pp. 150-164, Springer-Verlag, 2000
10 M. Joye, P. Paillier, and B. Schoenmakers, 'On Second-Order Differential Power Analysis,'' In CHES'05, LNCS 3659, pp. 293-308, Springer-Verlag, 2005
11 T. Popp and S. Mangard, 'Masked dual-rail pre-charge logic : DPA resistance without routing constraints,' In CHES2005, LNCS 3659, pp. 157-171, Springer-Verlag, 2005
12 K. Tiri, M. Akmal and I. Verbauwhede, 'A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards,' In ESSCIRC'02, 2002
13 E. Peeters, F.X. Standaert, N. Donckers, and J.J Quisquater, 'Improved Higher Order Side-Channel Attacks with FPGA Experiments,' In CHES'05, LNCS 3659, pp. 309-323, Springer-Verlag, 2005
14 M. L. Akkar and C. Giraud. 'An Implementation of DES and AES, Secure against Some Attacks,' In CHES2001, LNCS, vol. 2162, pp. 309-318, Springer-Verlag, 2001
15 K. Schramm and C. Paar, 'Higher order masking of the AES,' In CT-RSA2006, LNCS, vol.3860, pp. 208-225, Springer-Verlag, 2006
16 E. Oswald, S. Mangard, C. Herbst, and S. Tillich, 'Practical Second-Order DPA Attacks for Masked Smart Card Implementations of Block Ciphers,' In CT-RSA'06, LNCS 3860, pp. 192-207, Springer-Verlag, 2006
17 E. Trichina, 'Combinational logic design for AES subbyte transformation on masked data,' Cryptology ePrint Archive, Report 2003/236, 2003
18 H. Yoo, C. Herbst, S. Mangard, E. Oswald, and S. Moon, 'Investigations of Power Analysis Attacks and Countermeasures for ARIA,' In WISA'06, LNCS 4298, Springer-Verlag, 2007
19 J. Blomer, J. Guajardo, and V. Krummel, 'Provably secure masking of AES', in Proc. SAC'04, LNCS 3357, pp. 69-83, Springer-Verlag, 2004
20 S. Mangard, 'Hardware Counter-measures against DPA-A Statistical Analysis of Their Effectiveness,' In CT-RSA'04, LNCS 2964, pp. 222-235, Springer-Verlag, 2004
21 P. Kocher, J. Jaffe and B.Jun, 'Differential Power Analysis,' In CRYPTO'99, LNCS 1666, pp. 388-397, Springer-Verlag, 1999
22 J. D. Golic and C. Tymen. 'Multiplicative masking and power analysis of AES,' In CHES2002, LNCS, vol.2523, pp. 198-212, Springererlag, 2002
23 E. Oswald, S. Mangard, and N. Pramstaller, and V. Rijmen, 'A side-channel analysis resistant description of the AES S-box,' In FSE'05, LNCS 3557, pp. 413-423, Springererlag, 2005
24 S. Ors, F. Gurkaynak, E. Oswald, and B. Preneel, 'Power-Analysis Attack on an ASIC AES Implementation,' In ITCC'04, Vol 2, pp. 546-553, IEEE Computer Society, 2004
25 C. Clavier, J-S. Coron, and N. Dabbous. 'Differential power analysis in the presence of hardware countermeasures', in Proc. CHES2000, LNCS, vol. 1965, pp. 252-263, Springer-Verlag, 2000
26 J. Waddle and D. Wagner, 'Towards Efficient Second-Order Power Analysis,'' In CHES'04, LNCS 3156, pp. 1-15, Springer-Verlag, 2004